Mamatha S

Product Engineer

Hyderabad, Telangana, India3 yrs 8 mos experience

Most Likely To Switch

Key Highlights

Experienced in SystemVerilog and UVM methodologies.
Proven track record in verification engineering roles.
Strong foundation in AXI and APB protocols.

Stackforce AI infers this person is a Verification Engineer specializing in digital design and verification within the semiconductor industry.

Contact

Skills

Core Skills

SystemverilogUniversal Verification Methodology (uvm)

Other Skills

AXI ProtocolAPB ProtocolEthernet Mac IP VerificationSystem verilog

Experience

3 yrs 8 mos

Total Experience

1 yr 10 mos

Average Tenure

2 yrs 11 mos

Current Experience

Amd

Design and Verification Engineer

Jul 2023 – Present · 2 yrs 11 mos · Hyderabad, Telangana, India · On-site

System verilogAXI ProtocolAPB ProtocolSystemVerilogUniversal Verification Methodology (UVM)Ethernet Mac IP Verification

Scaledge technology

2 roles

Verification Engineer

Sep 2022 – Jun 2023 · 9 mos · Bengaluru, Karnataka, India

Universal Verification Methodology (UVM)Ethernet Mac IP Verification

ASIC Verification Intern

Mar 2022 – Sep 2022 · 6 mos · Bengaluru, Karnataka, India

Universal Verification Methodology (UVM)AXI Protocol

Education

Sri Venkateshwara College of Engineering, BANGALORE

Bachelor of Engineering - BE — electronics and communication

Jan 2018 – Jan 2022

Stackforce found 100+ more professionals with Systemverilog & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Shivam Kumar

Research And Development Engineer IC 3

at Keysight Technologies

Gurugram, India4 yrs 7 mos exp

RTL DesignDigital DesignsRTL DevelopmentDigital Circuit Design

Mukhesh Kanamarlapudi

Senior ASIC Engineer

at NVIDIA

Kurnool, India3 yrs 10 mos exp

RTL DevelopmentDigital DesignAutomationVerification

SUNIDHI SINGH

Senior ASIC Engineer

at NVIDIA

Bengaluru, India8 yrs 11 mos exp

Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)

Dhaval Patel

Associate Director

at Samsung Semiconductor

Bengaluru, India13 yrs 2 mos exp

Functional VerificationUniversal Verification Methodology (UVM)Power Management VerificationAXI Protocol Verification

Raunak Nangalia

Staff Engineer

at Qualcomm

Bengaluru, India14 yrs 6 mos exp

VerilogMicroarchitectureC (Programming Language)

Akshat Gupta

Design Verification Engineer

at IBM

Alwar, India4 yrs 9 mos exp

Assertion Based VerificationSystemVerilog

Prahlad Choudhary

Digital Design Engineer

at Texas Instruments

Bengaluru, India2 yrs 2 mos exp

VerilogSystem VerilogStatic Timing Analysis

Bejesh Athrayil

Staff Engineer

at Arm

Bengaluru, India10 yrs 11 mos exp

EmulationDigital Design