Manoj Tiwari

Product Engineer

Bengaluru, Karnataka, India21 yrs 11 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Principal Design Engineer with extensive ASIC expertise.
Strong background in Physical Design and EDA tools.
Proven track record in VLSI and SoC design.

Stackforce AI infers this person is a semiconductor design expert with a focus on ASIC and VLSI technologies.

Contact

Skills

Core Skills

Physical DesignAsic

Other Skills

EDAStatic Timing AnalysisVerilogTCLSoCSystemVerilogDebuggingSemiconductorsRTL designPerlApplication-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)System on a Chip (SoC)

Experience

21 yrs 11 mos

Total Experience

7 yrs 9 mos

Average Tenure

10 yrs 2 mos

Current Experience

Advanced micro devices (amd)

2 roles

Principal Design Engineer

Promoted

Apr 2017 – Present · 9 yrs 2 mos

Physical DesignEDAASICStatic Timing AnalysisVerilogTCL+9

Senior Technical Staff Engineer

May 2012 – Apr 2016 · 3 yrs 11 mos · bangalore

Qualcomm

Senior Staff Engineer

Apr 2016 – Present · 10 yrs 2 mos · Bengaluru Area, India

Cadence design systems

Member of Consulting Staff

Jul 2004 – May 2012 · 7 yrs 10 mos

Stmicroelectronics

Design Engineer

Jan 2004 – Jan 2004 · 0 mo

Education

Stony Brook University

M.S — Electrical and computer engineering

Jan 2001 – Jan 2003

Kendriya Vidyalaya

Jan 1991 – Jan 1992

Stackforce found 100+ more professionals with Physical Design & Asic

Explore similar profiles based on matching skills and experience

Shaili Mishra

Associate Software Engineer

at Dassault Systemes Solutions Lab

Satna, India2 yrs 9 mos exp

Product Lifecycle Management

Sathish Pochampalli

Design Implementation Engineer

at Qualcomm

Hyderabad, India3 yrs 11 mos exp

SynthesisStatic Timing AnalysisPhysical DesignEmbedded Systems

HARISH RAO L

Physical Design Engineer (On contract)

at Intel

Hyderabad, India2 yrs 10 mos exp

Physical Design EngineerDigital Hardware DesignSynthesis Design

Swathi Narala

Senior Staff Engineer

at Qualcomm

Bengaluru, India13 yrs 11 mos exp

Gayathri R

Prinipal Application Engineer

at Cadence Design Systems

Bengaluru, India10 yrs 11 mos exp

VLSIPhysical DesignLayout VerificationBlock Level Implementation

Karthik Balakrishnan

Senior Manager

at Eximius Design

Bangalore Urban, India17 yrs 9 mos exp

Physical VerificationPDK

Hardik Jirawala

Principle Design Engineer

at Cadence

Bengaluru, India11 yrs 11 mos exp

Physical DesignVLSIStatic Timing AnalysisSoC DesignClock Tree Synthesis

Praveen Narendranath

Principal Engineer/Manager

at Qualcomm

Bengaluru, India17 yrs 2 mos exp

Circuit DesignPhysical Design