Mauli Rawat

Product Engineer

Ghaziabad, Uttar Pradesh, India5 yrs 10 mos experience

Most Likely To Switch

Key Highlights

Proven leadership in engineering roles.
Strong background in System on a Chip design.
Passionate about practical learning and innovation.

Stackforce AI infers this person is a Design Engineer with expertise in semiconductor and embedded systems.

Contact

Skills

Core Skills

System On A Chip (soc)Universal Verification Methodology (uvm)

Other Skills

NocVerdiAMBA AXIAMBA APBXceliumVerilogPython (Programming Language)PerlLinuxSimvisionvManagerPerforceSystemVerilogStatic Timing AnalysisProtocols

About

°Team's Best Player °Leadership roles executed just fine in the past °Believes in learning with more practical work & less paperworks. °Curiousity > anything

Experience

5 yrs 10 mos

Total Experience

1 yr 7 mos

Average Tenure

2 yrs 1 mo

Current Experience

Amd

Design Engineer ll

Apr 2024 – Present · 2 yrs 1 mo · On-site

System on a Chip (SoC)NocUniversal Verification Methodology (UVM)VerdiAMBA AXIAMBA APB

Truechip

Design Engineer ll

Oct 2023 – Present · 2 yrs 7 mos · Hybrid

Cadence design systems

Design Engineer I

Dec 2021 – Sep 2023 · 1 yr 9 mos · Noida, Uttar Pradesh, India · Hybrid

XceliumAMBA AXIVerilogPython (Programming Language)PerlAMBA APB+7

Truechip solutions

Design Engineer Trainee

Feb 2021 – Nov 2021 · 9 mos · Noida, Uttar Pradesh, India · Remote

Static Timing AnalysisProtocolsVerilogLinuxSystem on a Chip (SoC)SystemVerilog+3

Defence research and development organisation (drdo)

Working with AVR Microcontrollers

Jun 2019 – Jul 2019 · 1 mo · New Delhi Area, India

Internshala

internshala student partner

Feb 2018 – Aug 2018 · 6 mos · Ghāziābād Area, India

Ajay kumar garg engineering college

Library Coordinator

Jan 2016 – Jan 2017 · 1 yr · Ghaziabad

Education

AJAY KUMAR GARG ENGINEERING COLLEGE, GHAZIABAD

Bachelor of Technology - BTech — Electronics and Communication Engineering

Jan 2016 – Jan 2020

Stanford University

University Innovation Fellowship — Innovation and entrepreneurship

Jan 2018 – Jan 2020

Macro Vision Academy, Burhanpur

Intermediate — Science

Jan 2014 – Jan 2016

St. Mary's Senior Secondary School, Banda

High School

Jan 2013 – Jan 2014

Stackforce found 100+ more professionals with System On A Chip (soc) & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Devank Aeron

Design Verification Trainee

at Silicon Patterns

West Delhi, India3 yrs 11 mos exp

Functional VerificationVerification and Validation (V&V)

Vanaja Marapa Reddy

SoC Design Verification Engineer

at Intel Corporation

India8 yrs 4 mos exp

Functional VerificationOpen Verification Methodology

Oindrila Chakraborty

Staff Engineer

at STMicroelectronics

Noida, India7 yrs 4 mos exp

Karthikeyan J G

Senior Department Manager

at MediaTek

Bengaluru, India17 yrs 1 mo exp

Nishant K.

Senior Design Verification Engineer

at Meta

Norway7 yrs 9 mos exp

Hardik Sakhareliya

Associate Staff Engineer

at Samsung Semiconductor

Bangalore Urban, India6 yrs 2 mos exp

Akhil Yakkala

Senior silicon Design Engineer

at AMD

West Godavari, India4 yrs 1 mo exp

Field-Programmable Gate Arrays (FPGA)Verilog

Pranav Bapat

Senior ASIC Engineer

at NVIDIA

Pune, India3 yrs 10 mos exp

ASICFunctional Verification