M

MONIKA K.

DevOps Engineer

Bengaluru, Karnataka, India5 yrs 8 mos experience
Highly Stable

Key Highlights

  • Expertise in coverage driven verification.
  • Experience with Synopsys tools.
  • Strong foundation in SystemVerilog and UVM.
Stackforce AI infers this person is a Verification Engineer specializing in semiconductor design and validation.

Contact

Skills

Core Skills

Verification And Validation (v&v)Systemverilog

Other Skills

VerificationValidation (V&V)C (Programming Language)PerluvmGraduate LevelFunctional and code coverageC++VerilogFunctional VerificationCadence

About

Have experience in pre si verification based on system verilog, uvm/ovm, testbench. Worked on Synopsys tools. Have expertise in coverage driven verification.

Experience

5 yrs 8 mos
Total Experience
5 yrs 8 mos
Average Tenure
5 yrs 8 mos
Current Experience

Intel corporation

2 roles

IP Verification and Validation Engineer

Jun 2021Present · 4 yrs 11 mos

VerificationValidation (V&V)SystemVerilogVerification and Validation (V&V)

Graduate Student Intern

Sep 2020Jun 2021 · 9 mos

C (Programming Language)Perl

Education

National Institute of Technology Calicut

Master of Technology - MTech

Jan 2019Jan 2021

Andhra University

Bachelor of Technology - BTech

Jan 2014Jan 2018

Sri Chaitanya junior college

Intermediate — MPC

Apr 2012Apr 2014

Stackforce found 100+ more professionals with Verification And Validation (v&v) & Systemverilog

Explore similar profiles based on matching skills and experience