SAHIL MALHOTRA

DevOps Engineer

Bengaluru, Karnataka, India13 yrs 8 mos experience
Highly Stable

Key Highlights

  • Experienced Verification Engineer at Nvidia.
  • Strong background in Functional Verification and Validation.
  • Passionate about coaching and personal development.
Stackforce AI infers this person is a Verification Engineer specializing in VLSI and Embedded Systems.

Contact

LinkedIn

Skills

Core Skills

VerificationValidation (v&v)Functional Verification

Other Skills

C++System Level Verificationvarious IPsVerification and Validation (V&V)VerilogComputer ArchitectureEmbedded SystemsVLSIFPGACHardware ArchitectureASICModelSimSoCSystemVerilog

About

verification engineer by profession . entrepreneur by heart. love making new friends, and coaching them to reach their life goals on a fast track. Football & General fitness are my healthy hobbies

Experience

13 yrs 8 mos
Total Experience
13 yrs 8 mos
Average Tenure
13 yrs 8 mos
Current Experience

Nvidia

2 roles

Verification Lead

Promoted

Jun 2023 – Present · 2 yrs 10 mos

VerificationValidation (V&V)C++

Validation Engineer

Jul 2012 – May 2023 · 10 yrs 10 mos

  • System Level Verification of various IPs
System Level Verificationvarious IPsFunctional Verification

Education

National Institute of Technology, Tiruchirappalli

Bachelor of Engineering - BE — Electronics and Communications Engineering

Jan 2008 – Jan 2012

DAV Model School Durgapur

Jan 1996 – Jan 2008

Stackforce found 100+ more professionals with Verification & Validation (v&v)

Explore similar profiles based on matching skills and experience

Tarun Agarwal

Tarun Agarwal

Director Test & Validation Engineering

at Synopsys Inc

India20 yrs 11 mos exp
LeadershipProject Management
Sheshu Tayyala

Sheshu Tayyala

RTL Design Engineer

at MediaTek

Bengaluru, India3 yrs 8 mos exp
RTL DesignDFT
Vinay Ajjappanavar

Vinay Ajjappanavar

Software Test Engineer

at HRS Navigation

Bengaluru, India4 yrs exp
Quality AssuranceSoftware Testing
Parvathy Nair

Parvathy Nair

Associate US Account Manager

at CHIPSOL PRIVATE LIMITED

Bengaluru, India9 yrs 3 mos exp
RTL DesignVerification
Aswini Varanasi

Aswini Varanasi

Design Verification Engineer

at MediaTek

Bengaluru, India6 yrs 6 mos exp
Functional VerificationUniversal Verification Methodology (UVM)
Akhil Mathew

Akhil Mathew

Senior Engineer

at Qualcomm

Cambridge, United Kingdom5 yrs 3 mos exp
Web ApplicationsAutomationData AnalysisCustomer Service
Govindan R

Govindan R

Pre-Silicon Emulation-IO (Client)

at AMD

Bengaluru, India4 yrs 9 mos exp
Verification EngineeringEmbedded SystemsFunctional ValidationPCIe Protocol
David Saska

David Saska

FPGA Verification Engineer

at Hudson River Trading

New York City, United States10 yrs 9 mos exp
System on a Chip (SoC)RTL Design