Murlidhar Patidar

Software Engineer

Hyderabad, Telangana, India6 yrs 9 mos experience
Highly Stable

Key Highlights

  • Senior Lead Engineer with extensive experience in Digital Electronics.
  • Proficient in Verilog and C programming for advanced engineering projects.
  • Strong leadership skills demonstrated in engineering roles at Qualcomm.
Stackforce AI infers this person is a Digital Electronics Engineer with expertise in semiconductor technologies.

Contact

murlidharpd1996@gmail.comLinkedIn

Skills

Core Skills

Digital ElectronicsCmos

Other Skills

OpampVerilogC (Programming Language)MatlabMicrosoft OfficeMicrosoft WordEnglishXilinxIntel 8085ProteusMicrocontrollersLeadershipMicroprocessors

Experience

6 yrs 9 mos
Total Experience
6 yrs 9 mos
Average Tenure
6 yrs 9 mos
Current Experience

Qualcomm

4 roles

Senior Lead Engineer

Promoted

Dec 2024 – Present · 1 yr 5 mos · Hyderabad, Telangana, India

Digital ElectronicsCMOSOpampVerilogC (Programming Language)Matlab+9

Senior Engineer

Promoted

Dec 2022 – Nov 2024 · 1 yr 11 mos · Hyderabad, Telangana, India

Engineer

Promoted

Dec 2020 – Nov 2022 · 1 yr 11 mos · Hyderabad, Telangana, India

Associate Engineer

Jul 2019 – Dec 2020 · 1 yr 5 mos · Hyderabad, Telangana, India

Education

Motilal Nehru National Institute Of Technology

Bachelor of Technology (B.Tech.) — Electronics and Communications Engineering

Jan 2015 – Jan 2019

GOVT JAL SEWA NIKETAN H S SCHOOL, UJJAIN

Higher Secondary School — Mathematics

Jan 2012 – Jan 2014

GOVT H.S.SCHOOL, MODI SHAJAPUR

High School

Jan 2010 – Jan 2012

Stackforce found 100+ more professionals with Digital Electronics & Cmos

Explore similar profiles based on matching skills and experience

Vatsal Grover

Vatsal Grover

Senior ASIC Engineer

at NVIDIA

Amritsar, India4 yrs 10 mos exp
Janvi Gupta

Janvi Gupta

SoC Design Engineer

at Intel Corporation

Delhi, India1 yr exp
Prakash Hadimani

Prakash Hadimani

Physical Design Engineer I

at SignOff Semiconductors

Bengaluru, India3 yrs 9 mos exp
Physical VerificationPlace & Route
Madharajula chandra sekhar

Madharajula chandra sekhar

Physical Design Engineer

at MediaTek

Chittoor, India1 yr 7 mos exp
Static Timing AnalysisDesign Rule Checking (DRC)
chetan Hurakadli

chetan Hurakadli

Application Engineer

at Siemens EDA (Siemens Digital Industries Software)

Bengaluru, India4 yrs 11 mos exp
Varsha G P

Varsha G P

Engineer 2

at Qualcomm

Bangalore, India2 yrs 3 mos exp
DesignRadar
Madhur Sarin

Madhur Sarin

SMTS Silicon Design Engineer

at AMD

Delhi, India13 yrs 7 mos exp
Akash Arun

Akash Arun

Interim Engineering Intern

at Qualcomm

Madgaon, India1 yr exp