Muzaffar Ameerali

Software Engineer

Bengaluru, Karnataka, India14 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in VLSI and Physical Design methodologies.
  • Proficient in timing closure and power analysis.
  • Extensive experience with industry-standard tools.
Stackforce AI infers this person is a VLSI Physical Design Engineer with expertise in ASIC development.

Contact

LinkedIn

Skills

Core Skills

Physical DesignVlsi

Other Skills

FloorplanningPlacementCongestion analysisCTSMMMCRoutingExtractionSI analysisLow Power MethodologiesPower planningPower analysisTiming closureTiming sign offECO implementationPhysical Verification

About

Worked on : Floorplanning. Placement, Congestion analysis and fixing, CTS, MMMC, Routing, Extraction, SI analysis. Low Power Methodologies. Power planning and Power analysis (EM, IR analysis and Fixes). Timing closure, Timing sign off , ECO implementation. Physical Verification : DRC , LVS analysis and fixes. Tools Experience: Placement and Routing : IC - Compiler I, IC - Compiler II, SOC Encounter, Magma Talus STA : Primetime LEC : Conformal Physical verification : Calibre Scripting : Perl, TCL, UNIX Shell

Experience

14 yrs 9 mos
Total Experience
7 yrs 4 mos
Average Tenure
8 yrs 9 mos
Current Experience

Mediatek

2 roles

Senior Staff Engineer

Promoted

Jun 2021 – Present · 4 yrs 11 mos

FloorplanningPlacementCongestion analysisCTSMMMCRouting+13

Staff Engineer

Aug 2017 – Jun 2021 · 3 yrs 10 mos

Wipro

3 roles

Technical Lead

Jun 2016 – Jun 2017 · 1 yr · Penang, Malaysia

  • ASIC Physical Design Technical Lead at Wipro Technologies.

Senior Project Engineer

Promoted

Jun 2014 – Jun 2016 · 2 yrs · Penang, Malaysia

  • ASIC Physical Design Senior Project Engineer at Wipro Technologies.

Project Engineer

Jan 2011 – Jan 2014 · 3 yrs · Cochin Area, India

  • ASIC Physical Design Project Engineer at Wipro Technologies.

Education

College of Engineering Trivandrum

B Tech — Electronics and Communication

Jan 2006 – Jan 2010

Kendriya Vidyalay No.2,Kasaragod

Plus Two — Science

Jan 2003 – Jan 2005

Sa-adiya English Medium School,Kasaragod

Xth

Jan 1995 – Jan 2003

Stackforce found 100+ more professionals with Physical Design & Vlsi

Explore similar profiles based on matching skills and experience

Pranusha K.

Pranusha K.

Senior Physical Design Engineer

at SierraEdge AI

Bengaluru, India5 yrs 6 mos exp
Pankaj Verma

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 3 mos exp
Functional Verification
Swapnil Vats

Swapnil Vats

Senior Staff Engineer/Manager

at Qualcomm

Noida, India14 yrs 7 mos exp
arun cs

arun cs

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 2 mos exp
CharacterizationASIC
Ankit Kumar

Ankit Kumar

Lead Sr Physical Design Engineer

at Google

Bengaluru, India13 yrs 9 mos exp
AT

Abhesh Tripathi

Memory Solutions Architect at Intel

at Intel Corporation

Bengaluru, India19 yrs 6 mos exp
Abhishek Khare

Abhishek Khare

Senior Director

at Samsung R&D Institute India - Bangalore

Bengaluru, India23 yrs 5 mos exp
Sudheendra Bhat

Sudheendra Bhat

Electrical Cadet

at Maersk Line, Limited

Karnataka, India9 yrs 10 mos exp
Muzaffar Ameerali - Software Engineer | Stackforce