Narasimha Pandati

Software Engineer

Bengaluru, Karnataka, India2 yrs 7 mos experience

Key Highlights

Experienced in Physical Design and Place & Route.
Proficient in Cadence tools for ASIC design.
Immediate availability for new opportunities.

Stackforce AI infers this person is a VLSI Physical Design Engineer with expertise in ASIC development.

Contact

Skills

Core Skills

Physical Design

Other Skills

Place & RouteCadence EncounterTCLVery-Large-Scale Integration (VLSI)PerlMicrosoft OfficeMicrosoft WordMicrosoft ExcelMicrosoft PowerPointVeriloghfssCadence

Experience

2 yrs 7 mos

Total Experience

10 mos

Average Tenure

Current Experience

Radiant semiconductors pvt.ltd

ASIC Physical Design Engineer

Sep 2024 – Jun 2025 · 9 mos · Bengaluru, Karnataka, India · On-site

Place & RoutePhysical Design

Keensemi

2 roles

Physical Design Engineer

Jun 2022 – Sep 2023 · 1 yr 3 mos

Place & RoutePhysical Design

Physical Design Engineer

Jun 2022 – Sep 2023 · 1 yr 3 mos

Place & RoutePhysical Design

Qsocs technologies

physical Design trainee

Jul 2019 – Feb 2020 · 7 mos · Bengaluru, Karnataka, India

Education

qsocs

diploma in physcial design — vlsi

Jun 2019 – Feb 2020

Narayana Engineering College

BTech - Bachelor of Technology

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Physical Design

Explore similar profiles based on matching skills and experience

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp

Product Design5G New Radio (NR)Team Leadership

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp

Integrated Circuit DesignPhysical Design

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp

SRAMLibrary ValidationComponent DesignPDK ValidationSimulation

Anand Bhujade

Senior Design Engineer

at Qualcomm

Nagpur, India5 yrs 6 mos exp

ASIC DesignVLSI DesignDesign verification

Ashish Kumar Rawat

RTL Verification Engineer

at Qualcomm

Bengaluru, India11 mos exp

baki tezel

memory designer

at Synopsys

Eindhoven, Netherlands27 yrs 2 mos exp

SemiconductorsIntegrated Circuit Design

Deepakshi Tyagi

Lead Technical Communications Engineer

at Cadence Design Systems

Bengaluru, India9 yrs 8 mos exp

Technical WritingDocumentationPhysical Design EngineeringProduct DevelopmentApplication Engineering