P

Piyush Agrawal

Software Engineer

Bengaluru, Karnataka, India3 yrs 10 mos experience
Highly Stable

Key Highlights

  • Experienced in design verification engineering.
  • Proficient in multiple verification methodologies.
  • Strong background in digital electronics and programming.
Stackforce AI infers this person is a Design Verification Engineer with expertise in digital electronics and verification methodologies.

Contact

LinkedIn

Skills

Other Skills

VerdiSub system verificationIP VerificationLinuxQuestaSimUniversal Verification Methodology (UVM)SystemVerilogDigital ElectronicsVerilogObject-Oriented Programming (OOP)Python (Programming Language)C (Programming Language)

Experience

3 yrs 10 mos
Total Experience
3 yrs 5 mos
Average Tenure
5 mos
Current Experience

Eximietas design

Senior Design Verification Engineer

Jan 2026 – Present · 5 mos · Bengaluru

Mirafra technologies

Verification Engineer

Aug 2022 – Jan 2026 · 3 yrs 5 mos · Bengaluru, Karnataka, India

Education

INSTITUTE OF ENGG. & RURAL TECHNOLOGY,ALLAHABAD

Bachelor of Technology - BTech — Electronics Engineering

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with Verdi & Sub system verification

Explore similar profiles based on matching skills and experience

Venkata Durga Prabhas Allacheruvu

Venkata Durga Prabhas Allacheruvu

ASIC Design Verification Engineer SpanIdea Systems @ Broadcom

at SpanIdea Systems

Guntur, India1 yr 11 mos exp
ASIC / SoC VerificationUVMVerification and Validation (V&V)
Karthik Paluri

Karthik Paluri

Embedded Software Engineer

at Honeywell

Bangalore Urban, India2 yrs 4 mos exp
Digital DesignRTL DesignEmbedded SystemsResearch and DevelopmentElectronics Hardware Design
Sajeev Jayaram

Sajeev Jayaram

Senior Member of Technical Staff

at HCL Technologies

Kerala, India3 yrs 10 mos exp
FPGA prototypingHardware acceleration
Hai Pham

Hai Pham

Design Verification Engineer

at AMD

Singapore, Singapore4 yrs 5 mos exp
Design Verification
SG

Souvik Ghosh

Senior CPU Design Verification Engineer

at Synopsys Inc

Hyderabad, India3 yrs 7 mos exp
VerificationValidation (V&V)Python (Programming Language)
DJ

Dishank Jain

Senior Research And Development Engineer

at Synopsys Inc

Udaipur, India4 yrs 7 mos exp
C++System VerilogPCIE protocol
DP

Dipak Patil

R&D Sr. Staff

at Synopsys Inc

Bengaluru, India11 yrs 3 mos exp
ASICVLSI
AA

Antriksh Aery

Member of Consulting Staff

at Siemens EDA (Siemens Digital Industries Software)

Chandigarh, India7 yrs 8 mos exp
CXLUniversal Verification Methodology (UVM)