Pradeep Kumar Kommoju

Software Engineer

Tiruchirappalli, Tamil Nadu, India11 mos experience

Key Highlights

  • Expert in SystemVerilog and UVM methodologies.
  • Strong foundation in digital circuit design and microprocessor systems.
  • Currently advancing skills in VLSI systems at a premier institute.
Stackforce AI infers this person is a VLSI Design Verification Engineer with expertise in digital systems.

Contact

LinkedIn

Skills

Core Skills

SystemverilogUniversal Verification Methodology (uvm)

Other Skills

Python (Programming Language)Digital Circuit DesignMicroprocessorsMicrocontrollersVerilogXilinx Vivado

Experience

11 mos
Total Experience
11 mos
Average Tenure
11 mos
Current Experience

Mediatek

2 roles

Senior Engineer

Jul 2025 – Present · 11 mos · Bengaluru, Karnataka, India · On-site

Design Verification Intern

Jan 2025 – Jul 2025 · 6 mos · Bengaluru, Karnataka, India · On-site

SystemVerilogUniversal Verification Methodology (UVM)

Education

National Institute of Technology, Tiruchirappalli

Master of Technology - MTech — VLSI System

Aug 2023 – Jun 2025

SRKR Engineering College

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2018 – Jan 2022

Stackforce found 100+ more professionals with Systemverilog & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Shivam Kumar

Shivam Kumar

Research And Development Engineer IC 3

at Keysight Technologies

Gurugram, India4 yrs 7 mos exp
RTL DesignDigital DesignsRTL DevelopmentDigital Circuit Design
Mukhesh Kanamarlapudi

Mukhesh Kanamarlapudi

Senior ASIC Engineer

at NVIDIA

Kurnool, India3 yrs 10 mos exp
RTL DevelopmentDigital DesignAutomationVerification
SUNIDHI SINGH

SUNIDHI SINGH

Senior ASIC Engineer

at NVIDIA

Bengaluru, India8 yrs 11 mos exp
Application-Specific Integrated Circuits (ASIC)Very-Large-Scale Integration (VLSI)
Dhaval Patel

Dhaval Patel

Associate Director

at Samsung Semiconductor

Bengaluru, India13 yrs 2 mos exp
Functional VerificationUniversal Verification Methodology (UVM)Power Management VerificationAXI Protocol Verification
RN

Raunak Nangalia

Staff Engineer

at Qualcomm

Bengaluru, India14 yrs 6 mos exp
VerilogMicroarchitectureC (Programming Language)
Akshat Gupta

Akshat Gupta

Design Verification Engineer

at IBM

Alwar, India4 yrs 9 mos exp
Assertion Based VerificationSystemVerilog
Prahlad Choudhary

Prahlad Choudhary

Digital Design Engineer

at Texas Instruments

Bengaluru, India2 yrs 2 mos exp
VerilogSystem VerilogStatic Timing Analysis
Bejesh Athrayil

Bejesh Athrayil

Staff Engineer

at Arm

Bengaluru, India10 yrs 11 mos exp
EmulationDigital Design