Pranav Murthy

CTO

Bengaluru, Karnataka, India22 yrs experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in ASIC and Physical Design.
Proven track record in Silicon Development.
Strong background in VLSI and Timing Analysis.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC and VLSI technologies.

Contact

Skills

Core Skills

AsicPhysical Design

Other Skills

Static Timing AnalysisSoCTiming ClosureRTL designVLSIICDFTDebuggingVHDLTimingLogic DesignSemiconductorsSPICECadence

Experience

22 yrs

Total Experience

3 yrs 8 mos

Average Tenure

6 yrs 10 mos

Current Experience

Google

Silicon Development

Aug 2019 – Present · 6 yrs 10 mos

Static Timing AnalysisSoCASICTiming ClosurePhysical DesignRTL design+10

Nxp semiconductors

Physical Design Lead, Security & Connectivity Products

Apr 2017 – Jul 2019 · 2 yrs 3 mos · Bangalore, India

Broadcom inc.

Principal Engineer, IC Design

Mar 2015 – Mar 2017 · 2 yrs · Bangalore

Mediatek

High Performance CPU Signoff

May 2014 – Feb 2015 · 9 mos

Texas instruments

Senior Lead Engineer

Mar 2006 – May 2014 · 8 yrs 2 mos · Bangalore

Wipro technologies

Project Engineer

Jan 2004 – Jan 2006 · 2 yrs

Education

VTU

BE — Electronics and Communication Engineering

Stackforce found 100+ more professionals with Asic & Physical Design

Explore similar profiles based on matching skills and experience

Dhanashree K

Manager -Talent Acquisition

at Mirafra Technologies

Bengaluru, India13 yrs 4 mos exp

VLSIASIC

Rameez KT

Staff Engineer

at MaxLinear

Bengaluru, India8 yrs 9 mos exp

Universal Verification Methodology (UVM)SystemVerilog

PRANAV KARTIKEYA

Summer Research Intern

at NIT Trichy

Visakhapatnam, India0 mo exp

Embedded SystemsVLSI Design

Dinesh Reddy

VLSI Talent Acquisition Specialist

at Cedar International Solutions Pvt Ltd

Bengaluru, India1 yr 1 mo exp

VLSI Talent AcquisitionTechnical Recruiting

Rajendra Ranmale

Design Engineer, Senior Principal

at Broadcom

Bengaluru, India24 yrs 11 mos exp

VLSIMachine LearningSoCIntegrated Circuit DesignRTL design

Hargovind Sahu

Principal Engineer

at Arm

Bengaluru, India18 yrs 8 mos exp

SystemVerilogOn-chip communication protocolsDigital IP DevelopmentFPGA ValidationEmulation Techniques

Manzoor Mubeen

Senior Principal Engineer Spanidea Systems @ Meta(Facebook)

at SpanIdea Systems

Bengaluru, India20 yrs 1 mo exp

ASIC ValidationFirmware EngineeringLeadershipSilicon ValidationSoftware Development

Ayushi Marwah Bajaj

Senior Resource Lead

at Connectpro Management Consultants Private Limited

Delhi, India11 yrs exp

Talent AcquisitionRecruitingResearch AnalysisHiringTeaching