Rajan kumar Sharma

Director of Engineering

Patna, Bihar, India5 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Specialized in high-speed digital design for PCIe and CXL.
  • Smart India Hackathon Winner showcasing innovative problem-solving.
  • Strong foundation in RTL coding and micro-architecture.
Stackforce AI infers this person is a high-speed digital design engineer specializing in next-gen interconnects and memory systems.

Contact

LinkedIn

Skills

Other Skills

CXLVerilogVHDLPCIeXilinx VivadoMicrocontrollersUser Interface DesignObject-Oriented Programming (OOP)Data StructuresEthernetEmbedded CPython (Programming Language)C (Programming Language)MATLABANSYS

About

RTL Design Engineer with 4+ years of experience in high-speed digital design, specializing in PCIe (Gen3/4/5) and CXL (Type 1/2/3). Skilled in RTL coding, micro-architecture, synthesis, and protocol-level debugging. Passionate about next-gen interconnects and memory systems.

Experience

5 yrs
Total Experience
5 yrs
Average Tenure
5 yrs
Current Experience

Logic fruit technologies

3 roles

Module Lead

Promoted

May 2023 – Present · 3 yrs 1 mo

Research And Development Engineer

Jun 2021 – May 2023 · 1 yr 11 mos

Research And Development Intern

Dec 2020 – Jun 2021 · 6 mos

Bharat sanchar nigam limited

Trainee

Dec 2019 – Dec 2019 · 0 mo

Education

National Institute of Technology , Patna

B.Tech — Electronics and communication engineering

Jan 2017 – Jan 2021

Stackforce found 100+ more professionals with CXL & Verilog

Explore similar profiles based on matching skills and experience

K S D PRASAD

K S D PRASAD

ASIC Verification Engineer

at Radiant Semiconductors Pvt.Ltd

East Godavari, India4 yrs 1 mo exp
RTL VerificationUniversal Verification Methodology (UVM)RTL Design
SS

Sudheera S P

Customer Support Engineer

at Cisco Systems (India) Private Limited, Bangalore

Edinburgh, United Kingdom9 yrs 2 mos exp
Routing and SwitchingNetwork ConfigurationNetwork Design
Aakash Gupta

Aakash Gupta

Senior Engineer

at Synopsys Inc

Greater Delhi, India4 yrs 3 mos exp
Logic SynthesisFormal Equivalence Verification
Bharadwaj K

Bharadwaj K

Senior Network Consulting Engineer (Network Consulting Engineer IV)

at Cisco

Bengaluru, India7 yrs 7 mos exp
NetworkingCommunication
Soujanya Namburi

Soujanya Namburi

Senior Security Research Engineer II

at Harness

Bengaluru, India3 yrs 11 mos exp
Web Application FirewallsSecurity Research
Gagandheep Raikar

Gagandheep Raikar

ASIC Digital Design Senior Engineer

at Synopsys Inc

Bengaluru, India3 yrs 10 mos exp
Digital Design
Akhlesh Gupta

Akhlesh Gupta

Senior Engineer

at Qualcomm

Ambedkar Nagar, India2 yrs 3 mos exp
EM/IR Signoff AnalysesRedHawk-SC
Sangeeth S G

Sangeeth S G

Engineer 3

at Qualcomm

Bengaluru, India4 yrs 6 mos exp
ASIC Physical DesignPhysical VerificationAdvanced Node Physical DesignScripting