K S D PRASAD

Software Engineer

East Godavari, Andhra Pradesh, India4 yrs 1 mo experience
Highly Stable

Key Highlights

  • Experienced in ASIC Verification and RTL Design.
  • Proficient in Verilog and SystemVerilog.
  • Strong foundation in Digital Electronics.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in RTL and UVM methodologies.

Contact

LinkedIn

Skills

Core Skills

Rtl VerificationUniversal Verification Methodology (uvm)Rtl Design

Other Skills

Digital ElectronicsVerilogSystemVerilog

Experience

4 yrs 1 mo
Total Experience
4 yrs 1 mo
Average Tenure
4 yrs 1 mo
Current Experience

Radiant semiconductors pvt.ltd

ASIC Verification Engineer

May 2022 – Present · 4 yrs 1 mo · AECS Layout, ⁠⁠⁠Kundalahalli, Bengaluru, 560037

Digital ElectronicsVerilogSystemVerilogUniversal Verification Methodology (UVM)RTL DesignRTL Verification

Vlsi first

RTL Design & Verification Engineer

Oct 2021 – Apr 2022 · 6 mos · Hyderabad, Telangana, India

Digital ElectronicsSystemVerilogRTL DesignRTL Verification

Education

Swarnandhra College of Engineering & Technology, Narasapur. PIN -534275 (CC-A2)

Bachelor's degree — Electrical and Electronics Engineering

Jun 2017 – Sep 2020

Swarnandhra College of Engineering & Technology, Narasapur. PIN -534275 (CC-A2)

Diploma of Education — Electrical and Electronics Engineering

Jun 2013 – Apr 2016

Z.p.p.high school gudimellanka

Board of Secondary Education — High School/Secondary Diplomas and Certificates

Jun 2012 – Apr 2013

Stackforce found 100+ more professionals with Rtl Verification & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Aakash Gupta

Aakash Gupta

Senior Engineer

at Synopsys Inc

Greater Delhi, India4 yrs 3 mos exp
Logic SynthesisFormal Equivalence Verification
Akhlesh Gupta

Akhlesh Gupta

Senior Engineer

at Qualcomm

Ambedkar Nagar, India2 yrs 3 mos exp
EM/IR Signoff AnalysesRedHawk-SC
Mahesh Palaka

Mahesh Palaka

FPGA Silicon Design Verification Engineer

at Altera

Bengaluru, India1 yr 2 mos exp
VerificationVLSISoftware DevelopmentIP DesignDigital Design
Venkatesh Rathod

Venkatesh Rathod

Senior DFT Engineer

at MosChip®

Hyderabad, India5 yrs exp
DFTLogic Synthesis
Jairaj Mirashi

Jairaj Mirashi

Design Verification Engineer

at AppEx Semiconductor Pvt Ltd

Bengaluru, India4 yrs 6 mos exp
Design VerificationSystemVerilog
Vishal Suman

Vishal Suman

Senior Engineer at Sandisk

at Sandisk

Bengaluru, India7 yrs 4 mos exp
RTL DesignField-Programmable Gate Arrays (FPGA)Design
Raju .

Raju .

Analog Circuit Design Engineer

at Sasken Technologies Limited

India2 yrs 11 mos exp
Analog Circuit DesignMixed-Signal IC DesignDigital ElectronicsElectrical Engineering
Ankit Raj

Ankit Raj

GPU Logic Design Engineer

at Intel Corporation

Bengaluru, India11 yrs 1 mo exp