RAJENDRA TATA

Product Engineer

Bengaluru, Karnataka, India1 yr 5 mos experience

Key Highlights

Experienced in Physical Design and Validation Engineering.
Proficient in multiple programming languages and tools.
Strong analytical and leadership skills demonstrated in projects.

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in Physical Design and Validation.

Contact

Skills

Core Skills

Physical Design

Other Skills

FloorplanPowerplanningClock Tree SynthesisCMOSDesign Rule Checking (DRC)Signoff checksPlace & RouteLinuxCore JavaFlow ChartsMicrosoft SQL ServerObject Oriented DesignSoftware DevelopmentObject-Oriented Programming (OOP)Analytical Skills

Experience

1 yr 5 mos

Total Experience

1 yr 5 mos

Average Tenure

1 yr 5 mos

Current Experience

Synopsys inc

Test and Validation Engineer(STA)

Jan 2025 – Present · 1 yr 5 mos · Bengaluru, Karnataka, India · On-site

Takshila institute of vlsi technologies

Physical Design Engineer

Jun 2024 – Nov 2024 · 5 mos · Bengaluru, Karnataka, India

FloorplanPowerplanningPhysical Design

Education

APIIIT, Rajiv Ghandhi University of Knowledge Technologies,Govt of Andhra Pradesh

Bachelor of Technology - BTech — Electronics and Communications Engineering

Aug 2019 – May 2023

Stackforce found 100+ more professionals with Physical Design

Explore similar profiles based on matching skills and experience

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp

Product Design5G New Radio (NR)Team Leadership

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp

Integrated Circuit DesignPhysical Design

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp

SRAMLibrary ValidationComponent DesignPDK ValidationSimulation

Anand Bhujade

Senior Design Engineer

at Qualcomm

Nagpur, India5 yrs 6 mos exp

ASIC DesignVLSI DesignDesign verification

Ashish Kumar Rawat

RTL Verification Engineer

at Qualcomm

Bengaluru, India11 mos exp

baki tezel

memory designer

at Synopsys

Eindhoven, Netherlands27 yrs 2 mos exp

SemiconductorsIntegrated Circuit Design

Deepakshi Tyagi

Lead Technical Communications Engineer

at Cadence Design Systems

Bengaluru, India9 yrs 8 mos exp

Technical WritingDocumentationPhysical Design EngineeringProduct DevelopmentApplication Engineering