Sarthak D.

Software Engineer

San Francisco, California, United States9 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Master's degree from Carnegie Mellon University.
  • Senior ASIC Design Engineer at NVIDIA.
  • Expertise in DFT IP Methodology and Design.
Stackforce AI infers this person is a semiconductor engineering professional with a focus on ASIC design and hardware methodologies.

Contact

LinkedIn

Skills

Core Skills

Asic DesignDft Ip Methodology

Other Skills

8051 AssemblyArduinoAutomationCC++C++ LanguageCadence VirtuosoComputer HardwareControl Systems DesignDebuggingDigital PhotographyDigital Signal ProcessorsElectronicsEngineeringInnovation

About

A Master of Science graduate from Carnegie Mellon University, currently working at NVIDIA Corp. as a Sr. ASIC Design Engineer in the DFT IP Methodology and Design team as part of the GPU-Hardware Engineering division.

Experience

9 yrs 6 mos
Total Experience
9 yrs 6 mos
Average Tenure
9 yrs 6 mos
Current Experience

Nvidia

3 roles

Sr. ASIC Design Engineer

Promoted

May 2019 – Present · 7 yrs 1 mo

ElectronicsLogic DesignDigital Signal ProcessorsDebuggingVerilogVHDL+2

ASIC Design Engineer

Feb 2017 – Apr 2019 · 2 yrs 2 mos

ElectronicsLogic DesignDigital Signal ProcessorsDebuggingVerilogVHDL+2

Engineering Hardware (GPU) Intern

May 2016 – Aug 2016 · 3 mos · Santa Clara

Carnegie mellon university

Graduate Student Research Assistant

Jan 2016 – Dec 2016 · 11 mos · Greater Pittsburgh Area

Bharat heavy electricals limited

Project Intern

May 2014 – Jul 2014 · 2 mos · Electronics Division, Bangalore

Yokogawa

Project Intern

Jun 2013 – Aug 2013 · 2 mos · Bengaluru Area, India

Education

Carnegie Mellon University

Master of Science (MS) — Electrical and Computer Engineering

Jan 2015 – Jan 2016

RV College Of Engineering

Bachelor of Engineering (BE) — Electronics and Instrumentation

Jan 2011 – Jan 2015

Stackforce found 100+ more professionals with Asic Design & Dft Ip Methodology

Explore similar profiles based on matching skills and experience

Nagarjuna Goranti

Nagarjuna Goranti

Senior Engineer

at Synopsys Inc

Hyderabad, India8 yrs exp
Functional VerificationFormal VerificationPerformance Analysis
NP

Narendra Prasad

Senior Lead Engineer

at Qualcomm

Bengaluru, India7 yrs 10 mos exp
Logic DesignASICSemiconductor Engineering
Vinay Gowda

Vinay Gowda

Physical Design Engineer

at SmartSoC Solutions Pvt Ltd

Bengaluru, India3 yrs exp
Physical DesignASIC DesignStatic Timing Analysis
harish narisetty7

harish narisetty7

Engineer 2 -Analog and mixed signal

at Microchip Technology Inc.

Guntur, India1 yr 11 mos exp
Mixed-Signal IC DesignFunctional VerificationAnalog Circuit DesignMixed-Signal Integrated Circuits
Andranik Avetisyan

Andranik Avetisyan

R&D staff engineer (Logic library standard cells)

at Synopsys Inc

Yerevan, Armenia8 yrs 1 mo exp
AutomationValidation
RAVITEJA REDDY KARRI

RAVITEJA REDDY KARRI

Physical Design Engineer

at Arm

India2 yrs 11 mos exp
Physical DesignLogic Synthesis
Ashwith Garlapati

Ashwith Garlapati

RD Sr Engineer

at Synopsys Inc

Hyderabad, India2 yrs 10 mos exp
Fusion compilerLogic SynthesisSynopsys FormalityElectrical Engineering
Nuka Sai Deepthi

Nuka Sai Deepthi

Software Engineering, Engineer

at Synopsys Inc

Bengaluru, India3 yrs 4 mos exp
Digital DesignsSQLMachine Learning