Sathiya J.

Software Engineer

Thanjavur, Tamil Nadu, India4 yrs 8 mos experience
Highly Stable

Key Highlights

  • Expert in Analog and Digital Circuit Design.
  • Proficient in SystemVerilog and UVM methodologies.
  • Strong foundation in ASIC engineering at NVIDIA.
Stackforce AI infers this person is a VLSI engineer specializing in ASIC design and verification.

Contact

LinkedIn

Skills

Core Skills

SystemverilogUniversal Verification Methodology (uvm)

Other Skills

VerilogSystem on a Chip (SoC)C (Programming Language)MatlabXilinx VivadoLaTeXMicrosoft OfficeMicrosoft ExcelCadence VirtuosoLTSpiceNI MultisimOrCAD Capture CISKeilQuestaSim

About

VLSI enthusiast.. passionate about Analog and Digital Circuit Design and Verification.... Topics where I can lend my hands on : ==> Analog IC Design ==> Digital design/RTL design ==> System verilog based OOP Testbench generation ==> UVM based testbench generation ==> Coverage analysis ==> Analog Neuromorphics

Experience

4 yrs 8 mos
Total Experience
4 yrs 8 mos
Average Tenure
4 yrs 8 mos
Current Experience

Nvidia

2 roles

Senior ASIC engineer

Promoted

Apr 2024 – Present · 2 yrs 1 mo

SystemVerilogUniversal Verification Methodology (UVM)VerilogSystem on a Chip (SoC)

ASIC engineer

Aug 2021 – Mar 2024 · 2 yrs 7 mos

SystemVerilogUniversal Verification Methodology (UVM)VerilogSystem on a Chip (SoC)

Microchip technology inc.

Intern

Feb 2021 – Jul 2021 · 5 mos · Chennai, Tamil Nadu, India

Education

Indian Institute of Information Technology Design & Manufacturing Kancheepuram

Bachelor's degree (Hons.) — Electronics and Communications Engineering

Jan 2017 – Jan 2021

Narayana Junior College - India

higher secondary education

Jan 2015 – Jan 2017

Blossom Public School - India

10th

Jan 2013 – Jan 2015

Stackforce found 100+ more professionals with Systemverilog & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Maheswari Durga Akula

Maheswari Durga Akula

Senior Design Verification Engineer

at AMD

Iragavaram, India3 yrs 11 mos exp
Jothish Rajamohan

Jothish Rajamohan

IC Package Design Engineer

at Intel Corporation

Tirunelveli, India6 yrs 9 mos exp
IC PackagingApplication-Specific Integrated Circuits (ASIC)
AS

Ashok Sahoo

Principal Engineer

at Marvell Technology

Bengaluru, India17 yrs 10 mos exp
UVMSoC VerificationDDR4Verification IP Development
Chandan Satapathy

Chandan Satapathy

Senior Silicon Design Engineer

at AMD

Bengaluru, India7 yrs 11 mos exp
System on a Chip (SoC)Functional Verification
AK

Abhishek Konale

Design Verification Engineer

at Qualcomm

Mumbai, India6 yrs 6 mos exp
VAISHALI VERMA

VAISHALI VERMA

Graphics Hardware Engineer

at Intel Corporation

Bengaluru, India8 yrs 10 mos exp
Functional VerificationApplication-Specific Integrated Circuits (ASIC)
Prapti Bhajiyawala

Prapti Bhajiyawala

CPU Verification Engineer - II

at NVIDIA

Bengaluru, India3 yrs 7 mos exp
Prajwal Matukumalli

Prajwal Matukumalli

Senior Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Hyderabad, India5 yrs 7 mos exp