Shivam Shrivastava

Software Engineer

Bengaluru, Karnataka, India5 yrs 11 mos experience
Highly Stable

Key Highlights

  • Senior Physical Design Engineer at Qualcomm.
  • Expert in Timing Closure and Physical Design.
  • Proficient in ICC and Place & Route methodologies.
Stackforce AI infers this person is a Physical Design Engineer specializing in semiconductor design and verification.

Contact

LinkedIn

Skills

Core Skills

Physical DesignTiming Closure

Other Skills

ICCPlace & RoutePnREMIRElectronic Product DesignCadence SoftwareDesign Rule Checking (DRC)FloorplanningLow-power DesignEM and IRLogic SynthesisStatic Timing AnalysisPhysical Verification

Experience

5 yrs 11 mos
Total Experience
3 yrs 11 mos
Average Tenure
2 yrs
Current Experience

Qualcomm

Senior Physical Design Engineer

Jun 2024 – Present · 2 yrs · Bengaluru, Karnataka, India · On-site

ICCPlace & RoutePhysical DesignTiming Closure

Maxlinear

Physical Design Engineer

Jul 2020 – Jun 2024 · 3 yrs 11 mos · Bengaluru, Karnataka, India

PnREMIRPhysical DesignTiming Closure

Education

Jawahar Navodaya Vidyalaya - JNV

PCM

Shri Vaishnav Vidyapeeth Vishwavidyalaya, Indore

Bachelor of Technology - BTech — Electronics and Communication Engineering

Stackforce found 100+ more professionals with Physical Design & Timing Closure

Explore similar profiles based on matching skills and experience

Sreekanth Billupati

Sreekanth Billupati

Digital Design Engineer

at C2i Semiconductors

Sri Potti Sriramulu Nellore, India6 yrs 11 mos exp
Product Design5G New Radio (NR)Team Leadership
Varun Kumar

Varun Kumar

Synthesis/STA Engineer (Contractor)

at AMD

Hyderabad, India1 yr 1 mo exp
Integrated Circuit DesignPhysical Design
Basannagouda Reddy

Basannagouda Reddy

Director R&D

at Synopsys Inc

San Francisco, United States23 yrs 2 mos exp
Vijayalaxmi Raddiyavar

Vijayalaxmi Raddiyavar

SRAM library validation

at Intel

Bengaluru, India4 yrs 6 mos exp
SRAMLibrary ValidationComponent DesignPDK ValidationSimulation
Anand Bhujade

Anand Bhujade

Senior Design Engineer

at Qualcomm

Nagpur, India5 yrs 6 mos exp
ASIC DesignVLSI DesignDesign verification
Ashish Kumar Rawat

Ashish Kumar Rawat

RTL Verification Engineer

at Qualcomm

Bengaluru, India11 mos exp
baki tezel

baki tezel

memory designer

at Synopsys

Eindhoven, Netherlands27 yrs 2 mos exp
SemiconductorsIntegrated Circuit Design
Rakesh Mahapatra

Rakesh Mahapatra

Senior Staff Engineer

at Synopsys Inc

Hyderabad, India9 yrs 2 mos exp
FPGA prototypingSoC integrationRTL developmentASIC design