Sindhuja Reddy Kunta

Software Engineer

Bangalore Urban, Karnataka, India8 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • 3+ years of experience in physical design.
  • Expertise in VLSI and timing closure.
  • Currently a Senior Engineer at AMD.
Stackforce AI infers this person is a VLSI Design Engineer with a focus on Physical Design.

Contact

LinkedIn

Skills

Core Skills

Physical DesignVery-large-scale Integration (vlsi)

Other Skills

Clock Tree SynthesisTiming ClosureFloorplanningLayout Versus Schematic (LVS)

About

I have 3+ years of experience in physical design

Experience

8 yrs 7 mos
Total Experience
2 yrs 2 mos
Average Tenure
4 yrs
Current Experience

Amd

Senior Silicon Design Engineer

May 2022 – Present · 4 yrs · India

Physical DesignClock Tree SynthesisTiming ClosureFloorplanningVery-Large-Scale Integration (VLSI)Layout Versus Schematic (LVS)

Whizchip design technologies pvt ltd

Engineer VLSI Design

Jul 2020 – Jun 2022 · 1 yr 11 mos · Bangalore Urban, Karnataka, India

Blackpepper technologies pvt ltd

Associate Physical Design Engineer

Mar 2018 – Jul 2020 · 2 yrs 4 mos · Bangalore

Jagruti technosys pvt ltd

Physical design trainee

Aug 2017 – Jan 2018 · 5 mos · Hyderabad

Education

Bharat Institute of Engineering & Technology

Bachelor of Technology - BTech

Aug 2013 – May 2017

Vashista model high school

Bharat institute of engineering and technology — Electronics and Communications Engineer

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Physical Design & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

himaja somesula

himaja somesula

Manager 1, ASIC PHYSICAL DESIGN ENGINEER

at Synopsys Inc

Bengaluru, India10 yrs 8 mos exp
Pankaj Verma

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 3 mos exp
Functional Verification
Jyothi Leelavathi

Jyothi Leelavathi

Senior Engineer

at Qualcomm

Bengaluru, India8 yrs 11 mos exp
Static Timing AnalysisLogic Synthesis
SP

Sravanthi Pedireddi

Technical Lead

at HCLTech

Bengaluru, India8 yrs 3 mos exp
SoC DesignASIC Design
Nagateja Gunda

Nagateja Gunda

Lead Engineer

at HCLTech

India2 yrs 8 mos exp
Physical Design
LV

Lavanya V

Accumulated Expertise

at Career-Wide Experience

India0 mo exp
Janak Patel

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 5 mos exp
Functional VerificationSoC
Pritender Singh

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 5 mos exp
ASICEmbedded SystemsVLSI