Soumadeep Das

Software Engineer

Bengaluru, Karnataka, India1 yr 11 mos experience

Key Highlights

  • Expert in Universal Verification Methodology and SystemVerilog.
  • Strong foundation in VLSI design with a Master's degree.
  • Hands-on experience in silicon design at AMD.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in semiconductor technology.

Contact

Skills

Core Skills

Universal Verification Methodology (uvm)Systemverilog

Other Skills

LinuxShell ScriptingVerdiNetwork TheoryElectrical MachinesPower SystemsVerilogCadence VirtuosoModelSimStatic Timing AnalysisPhysical DesignDigital IC DesignPython (Programming Language)PerlTCL

Experience

1 yr 11 mos
Total Experience
1 yr 11 mos
Average Tenure
1 yr 11 mos
Current Experience

Amd

2 roles

Silicon Design Engineer

Jun 2024Present · 1 yr 11 mos · Bengaluru, Karnataka, India · Hybrid

Universal Verification Methodology (UVM)SystemVerilog

Graduate Technical Intern

Jul 2023May 2024 · 10 mos · Bengaluru, Karnataka, India · Hybrid

Universal Verification Methodology (UVM)SystemVerilog

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI DESIGN

Sep 2022May 2024

B.P. Poddar Institute Of Management and Technology

Bachelor of Technology - BTech — ELECTRICAL ENGINEERING

Aug 2017Jul 2021

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & Systemverilog

Explore similar profiles based on matching skills and experience