Swapneel Biradar

Software Engineer

Bengaluru, Karnataka, India14 yrs 5 mos experience

Highly Stable

Key Highlights

Expertise in Very-Large-Scale Integration (VLSI)
Extensive experience in semiconductor industry roles
Strong background in characterization and design engineering

Stackforce AI infers this person is a semiconductor design engineer with a focus on VLSI technologies.

Contact

Skills

Core Skills

Very-large-scale Integration (vlsi)

Other Skills

Standard Cell librariesPerl ScriptSPICEMixed SignalVerilog-AMSCMOSIBISIO CharacterizationverilogALTOSISO StandardsCadence SpectreLiberatePython (Programming Language)Siliconsmart

About

Ex AMD(xlinx) | Ex Qualcomm | Ex Sankalp semi

Experience

14 yrs 5 mos

Total Experience

3 yrs 7 mos

Average Tenure

3 yrs 6 mos

Current Experience

Globalfoundries

Senior Member of Technical Staff

Dec 2022 – Present · 3 yrs 6 mos · Banglaore

Standard Cell librariesVery-Large-Scale Integration (VLSI)

Amd

Senior IC design engineer

Mar 2022 – Dec 2022 · 9 mos · Hyderabad, Telangana, India

Very-Large-Scale Integration (VLSI)

Qualcomm

Senior Engineer

Feb 2017 – Mar 2022 · 5 yrs 1 mo · Bengaluru Area, India

Very-Large-Scale Integration (VLSI)

Sankalp semiconductors pvt ltd

Senior Design Engineer

Dec 2011 – Jan 2017 · 5 yrs 1 mo · Hubli

Working on characterization

Very-Large-Scale Integration (VLSI)

Education

Appa iet,Gulbarga

B.E. — Electronics and Commucation

Jan 2007 – Jan 2011

Karnatak Science Collage,Dharawad

P.U.C

Jan 2005 – Jan 2006

P.S.C.Highschool.Sindagi

Stackforce found 100+ more professionals with Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

Anshika Garg

Technology Program Manager

at Intel

Bengaluru, India11 yrs 2 mos exp

Technical RecruitingStrategic PlanningResearch and Development (R&D)

Akshatha S

Accumulated Expertise

at Career-Wide Experience

Bengaluru, India0 mo exp

Nagaraj Panchal

Testing and debugging

at Tejas Networks

Bengaluru, India0 mo exp

Printed Circuit Board DesignVerilog

Komal Singh

Associate Staff Engineer

at Samsung Semiconductor

Jamshedpur, India5 yrs 5 mos exp

Functional VerificationUniversal Verification Methodology (UVM)

Rakesh yadav

Lead Physical Design Engineer

at Quest Global

Hyderabad, India11 yrs exp

Mixed-Signal Integrated CircuitsPhysical Design

Sai Charan Elluru

Staff Engineer

at Synopsys Inc

Hyderabad, India9 yrs 9 mos exp

Physical DesignStatic Timing Analysis

Dhruv P

Technical Director

at Vibhuaya Technologies

Hyderabad, India15 yrs exp

System on a Chip (SoC)DFT methodologiesDFT strategies

Sudhanshu Kumar

Staff Engineer

at Samsung Semiconductor

Bengaluru, India4 yrs 9 mos exp

GPU ArchitectureCache Memory SubsystemDigital LogicDesign SpecificationsOral Communication