Vamshi Krishna Kayala

Software Engineer

Hyderabad, Telangana, India8 yrs 9 mos experience

Key Highlights

  • Experienced in verification methodologies for semiconductors.
  • Strong background in SystemVerilog and UVM.
  • Master's degree in Electronics and Instrumentation Engineering.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in advanced verification methodologies.

Contact

LinkedIn

Skills

Core Skills

SystemverilogUniversal Verification Methodology (uvm)

Other Skills

DebuggingX-prop simulationsAPB protocolMicrosoft WordMicrosoft OfficeMicrosoft ExcelPowerPointResearchCPublic SpeakingLeadershipC++TeamworkMatlabVHDL

About

Experienced Design Engineer with a demonstrated history of working in the semiconductors industry. Skilled in Microsoft Word, Universal Verification Methodology (UVM), SystemVerilog . Strong engineering professional with a Master of Technology - MTech focused in Electronics and Instrumentation from National Institute of Technology Warangal.

Experience

8 yrs 9 mos
Total Experience
2 yrs 7 mos
Average Tenure
10 mos
Current Experience

Amd

Member of Technical Staff

Jul 2025 – Present · 10 mos · Hyderabad, Telangana, India

Intel corporation

Verification Engineer

Sep 2022 – Jul 2025 · 2 yrs 10 mos · Bengaluru, Karnataka, India · Hybrid

SystemVerilogUniversal Verification Methodology (UVM)

Amd

2 roles

Silicon Design Engineer 2

Mar 2019 – Aug 2022 · 3 yrs 5 mos · Greater Hyderabad Area

Co Op Engineer

Jun 2018 – Mar 2019 · 9 mos · Greater Hyderabad Area

Infosys

Systems Engineer

Aug 2016 – Jul 2017 · 11 mos · Bengaluru, Karnataka, India

Education

National Institute of Technology Warangal

Master of Technology - MTech — Electronics and Instrumentation Engineering

Jul 2017 – Jun 2019

Kakatiya University

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2011 – Jan 2015

Progress High School

Jan 2002 – Jan 2009

Stackforce found 100+ more professionals with Systemverilog & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Maheswari Durga Akula

Maheswari Durga Akula

Senior Design Verification Engineer

at AMD

Iragavaram, India3 yrs 11 mos exp
Jothish Rajamohan

Jothish Rajamohan

IC Package Design Engineer

at Intel Corporation

Tirunelveli, India6 yrs 9 mos exp
IC PackagingApplication-Specific Integrated Circuits (ASIC)
AS

Ashok Sahoo

Principal Engineer

at Marvell Technology

Bengaluru, India17 yrs 10 mos exp
UVMSoC VerificationDDR4Verification IP Development
Chandan Satapathy

Chandan Satapathy

Senior Silicon Design Engineer

at AMD

Bengaluru, India7 yrs 11 mos exp
System on a Chip (SoC)Functional Verification
AK

Abhishek Konale

Design Verification Engineer

at Qualcomm

Mumbai, India6 yrs 6 mos exp
VAISHALI VERMA

VAISHALI VERMA

Graphics Hardware Engineer

at Intel Corporation

Bengaluru, India8 yrs 10 mos exp
Functional VerificationApplication-Specific Integrated Circuits (ASIC)
Prapti Bhajiyawala

Prapti Bhajiyawala

CPU Verification Engineer - II

at NVIDIA

Bengaluru, India3 yrs 7 mos exp
Prajwal Matukumalli

Prajwal Matukumalli

Senior Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Hyderabad, India5 yrs 7 mos exp
Vamshi Krishna Kayala - Software Engineer | Stackforce