Yuktha C

Product Engineer

Bengaluru, Karnataka, India4 yrs 5 mos experience
Most Likely To Switch

Key Highlights

  • Expert in formal verification methodologies.
  • Proficient in Cadence Jasper Apps.
  • Strong background in low power verification techniques.
Stackforce AI infers this person is a Formal Verification Engineer with expertise in ASIC design and verification methodologies.

Contact

LinkedIn

Skills

Core Skills

Formal VerificationSystemverilogAsic Design

Other Skills

VerilogLinuxTCLXceliumCoverageJasper formalGenusConformalLeadershipEngineering

About

Currently working in Qualcomm as Formal verification engineer technology: Soc connectivity, low power verification,sequential equivalence checking,formal property verification,coverage. Expertise in Cadence Jasper Apps protocols: CHI, AXI, AHB, CXL.mem

Experience

4 yrs 5 mos
Total Experience
2 yrs 2 mos
Average Tenure
2 yrs 4 mos
Current Experience

Qualcomm

2 roles

Senior Lead Formal Verification Engineer

Dec 2025 – Present · 6 mos

Senior Formal Verification Engineer

Feb 2024 – Dec 2025 · 1 yr 10 mos

Cadence design systems

4 roles

Sr Application Engineer

Jun 2023 – Feb 2024 · 8 mos

Application Engineer

Jan 2022 – Jun 2023 · 1 yr 5 mos

  • Currently working in formal Verification domain.
  • technology: Soc connectivity, low power verification,sequential equivalence checking,formal property verification,coverage.
  • Expertise in Cadence Jasper Apps
Formal VerificationSystemVerilogVerilogLinuxTCL

AE intern

Aug 2021 – Dec 2021 · 4 mos

  • University support in tool installation and delivered training sessions on System verilog,Xcelium,Coverage and Jasper formal.
  • to many universities.
  • Proactively worked with customer and provided solution for challenging problems

UG-intern

Feb 2021 – Jul 2021 · 5 mos

  • Worked on whole ASIC flow
  • final year project as a part of internship : DMA controller, Rabit Cipher algorithm
  • cadence tools: Xcelium, Genus,Conformal.

Education

BITS Pilani Work Integrated Learning Programmes

Master of Technology - MTech — Artificial Intelligence

Nov 2023 – Nov 2025

B. M. S. College of Engineering

Bachelor of Technology - BTech

Jan 2017 – Jan 2021

Vikas Pre-University College - Mangalore

PUC — PCMC

Jul 2015 – Jul 2017

Stackforce found 100+ more professionals with Formal Verification & Systemverilog

Explore similar profiles based on matching skills and experience

Ravindu Nimsara Perera

Ravindu Nimsara Perera

Senior Research And Development Engineer

at Syntax Genie (Pvt) Ltd

Colombo, Sri Lanka5 yrs 1 mo exp
Synopsys tools
Rajendra Prasad

Rajendra Prasad

R&D Engineering Director

at Synopsys Inc

Mountain View, United States27 yrs 2 mos exp
ManagementMachine LearningLeadershipCustomer EngagementPeople Management
Ajitesh Mishra

Ajitesh Mishra

Senior Engineer

at Sandisk

Bengaluru, India7 yrs exp
Application-Specific Integrated Circuits (ASIC)Hardware EngineeringFunctional VerificationSAPDevOps
Allen Nguyen

Allen Nguyen

SOC Physical Design Engineer

at Synopsys Inc

Ho Chi Minh City, Vietnam5 yrs 3 mos exp
Physical DesignApplication-Specific Integrated Circuits (ASIC)
Srinath Jeevakumar

Srinath Jeevakumar

Senior Architect

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Performance VerificationSilicon Bring-upPerformance Analysis
Shripad Deshpande

Shripad Deshpande

Head of R&D - Hardware Design and EDA

at Chipforge.ai

India27 yrs 2 mos exp
EDASoCVirtual PrototypingASIPRTL design
Ashutosh Rao

Ashutosh Rao

R&D Engineer

at Synopsys Inc

Bengaluru, India4 yrs 4 mos exp
Static Timing AnalysisCircuit DesignHardware Security
Peter Wohl

Peter Wohl

Fellow

at Synopsys Inc

Williston, United States33 yrs 5 mos exp
ATPGCompressionDFT