R

Ravish Sunny

Software Engineer

Westborough, Massachusetts, United States18 yrs 6 mos experience
Highly Stable

Key Highlights

  • Expert in SOC and Mixed-Signal IC Design.
  • Proven leadership in physical design engineering.
  • Strong background in timing analysis and verification.
Stackforce AI infers this person is a highly skilled engineer in the semiconductor industry with expertise in physical design and verification.

Contact

LinkedIn

Skills

Core Skills

Soc DesignMixed-signal Ic Design

Other Skills

ASICActive ListeningApplication-Specific Integrated Circuits (ASIC)Building TrustChemistryConformal LECDFTEDAFloorplanningFunctional VerificationInterpersonal RelationshipsLeadershipLeadership CommunicationLeadership DevelopmentLogic Design

Experience

Marvell technology

Senior Principal Engineer, Physical Design

Oct 2025 – Present · 5 mos · Westborough, Massachusetts, United States · On-site

Static Timing AnalysisFloorplanningSOC DesignMixed-Signal IC DesignUnified Power Format (UPF)

Intel corporation

7 roles

Principal Engineer, Physical Design

Promoted

Jul 2025 – Oct 2025 · 3 mos

  • Architect specializing in Mixed Signal Physical Design for cutting-edge Server DDR IP, tailored for both current and emerging technology nodes.
Mixed-Signal IC Design

Structural Design Lead/Manager

Aug 2024 – Jul 2025 · 11 mos

Structural Design Lead

Aug 2020 – Aug 2024 · 4 yrs

Technical Lead

Aug 2018 – Aug 2020 · 2 yrs

Integration Lead

Oct 2016 – Aug 2018 · 1 yr 10 mos

Timing Lead

Promoted

Jun 2014 – Oct 2016 · 2 yrs 4 mos

SoC Design Engineer

Nov 2008 – Jun 2014 · 5 yrs 7 mos

Genband

Member Technical Staff

Jul 2005 – Aug 2006 · 1 yr 1 mo · Noida, Uttar Pradesh, India

Fraunhofer iis

International Intern

May 2004 – Jul 2004 · 2 mos · Erlangen, Bavaria, Germany

Education

University of Cincinnati

MS — VLSI Sytem Design

Jan 2006 – Jan 2008

Indian Institute of Technology (Banaras Hindu University), Varanasi

2005 — Electronics Engineering

Jan 2001 – Jan 2005

Delhi Public School, Ranchi

AISSCE — Science

Jan 1999 – Jan 2001

Kairali school, Ranchi

High School Diploma — AISSE

Kendriya Vidyalaya

Stackforce found 22 more professionals with Soc Design & Mixed-signal Ic Design

Explore similar profiles based on matching skills and experience

Shubham Mani

Shubham Mani

Staff Engineer

at Qualcomm

Bengaluru, India10 yrs 1 mo exp
stasynthesis
Shravan Kumar Chaganti

Shravan Kumar Chaganti

Product and Test Enginnering Technologist

at Texas Instruments

Sugar Land, United States11 yrs 3 mos exp
Pranshu Garg

Pranshu Garg

Senior Verification Engineer

at NVIDIA

Los Angeles, United States6 yrs 6 mos exp
Pankaj Dhingra

Pankaj Dhingra

Lead Application Engineer

at Cadence Design Systems

Delhi, India6 yrs 9 mos exp
Parvathy Nair

Parvathy Nair

Associate US Account Manager

at CHIPSOL PRIVATE LIMITED

Bengaluru, India9 yrs 2 mos exp
RTL DesignVerification
Rewa Chaudhary

Rewa Chaudhary

Business Assistant

at KT CONSULTING

Phoenix, United States6 mos exp
Analog Integrated Circuit DesignAnalog LayoutShell Scripting
kalyan kota

kalyan kota

Senior Analog Design Engineer

at SiTime

Bengaluru, India9 yrs 9 mos exp
Analog Circuit DesignIntegrated Circuit Design
Akshaya Kumar

Akshaya Kumar

Sr. Application Engineer

at Cadence Design Systems

Bangalore Urban, India7 yrs 11 mos exp
High-Speed PCB DesignPublic SpeakingRF EngineeringTechnical TrainingValidation Testing