Arjun Bharatkumar Soni

Software Engineer

Milpitas, California, United States15 yrs experience
Highly Stable

Key Highlights

  • Expertise in ASIC Functional Verification.
  • Proficient in multiple hardware description languages.
  • Experience with advanced communication protocols.
Stackforce AI infers this person is a specialist in ASIC Functional Verification within the semiconductor industry.

Contact

LinkedIn

Skills

Other Skills

AMBA AHBAXI3AXI4 - ACELITECC++Functional VerificationPCIePerlShell ScriptingSoCSystem VerilogSystem on a Chip (SoC)SystemVerilogUVMUniversal Verification Methodology (UVM)

About

Working in ASIC Functional Verification Domain. Hands on experience with, Languages : System Verilog,Verilog,C,C++,Perl,Python,Shell Methodologies : UVM,VMM Protocols : APB,AHB,AXI3,AXI4,PCIe (Gen1/2/3) ,I2C,MDIO,GPIO,JTAG,Ethernet 10G/25G/50G/100G/200G/400G/800G Speeds. ARM : ARM Cortext-R4 Micro Controllers, PL192 Interrupt Controllers.

Experience

Marvell technology

2 roles

Principal verification engineer

Promoted

Apr 2025 – Present · 11 mos

Senior Staff Engineer

Oct 2022 – Apr 2025 · 2 yrs 6 mos

Einfochips (an arrow company)

3 roles

Technical Lead

Promoted

Apr 2020 – Oct 2022 · 2 yrs 6 mos

Senior ASIC Engineer (Level 2)

Promoted

Apr 2016 – Mar 2020 · 3 yrs 11 mos

Hardware Verification Engineer

Jan 2011 – Mar 2016 · 5 yrs 2 mos

Education

DDIT

Bachelor of Engineering (B.Eng.) — Electronics and Communications Engineering

Jan 2007 – Jan 2011

Sanatan Dharm High School , Bhavnagar

Stackforce found 77 more professionals with AMBA AHB & AXI3

Explore similar profiles based on matching skills and experience

PK

Praveen Kumar K

Senior Manager

at Sandisk

Bengaluru, India20 yrs 6 mos exp
Tadakamalla Gourav

Tadakamalla Gourav

RTL DESIGN AND VERIFICATION ENGINEER

at KT Semicon

Hyderabad, India1 yr 3 mos exp
VerilogSystemVerilog
RS

Rakshitha S R

Design Verification Engineer

at Qualcomm

Bengaluru, India4 yrs 2 mos exp
Functional VerificationSystem on a Chip (SoC)
Jenish Radadiya

Jenish Radadiya

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs 1 mo exp
ASIC VerificationSystem Verilog
Murali Krishna

Murali Krishna

Senior ASIC Engineer

at NVIDIA

Bengaluru, India14 yrs 10 mos exp
ASICFunctional VerificationVLSI
Nikhil Jain

Nikhil Jain

Principal Engineer , R&D Engineering

at Synopsys Inc

Delhi, India18 yrs 3 mos exp
Functional VerificationSystemVerilog
DARSHAN MEHTA

DARSHAN MEHTA

Lead Software Engineer

at Cadence Design Systems

Ahmedabad, India8 yrs 6 mos exp
NVM Express (NVMe)Python (Programming Language)
JK

Jagjeevan Kandukuri

Senior Member of Technical Staff

at Mirafra Technologies

San Jose, United States18 yrs 8 mos exp
NVM Express (NVMe)Universal Verification Methodology (UVM)