Deepti Dewangan

Software Engineer

India3 yrs 6 mos experience
Highly Stable

Key Highlights

  • Expert in VLSI Design and Embedded Systems.
  • Proficient in System Verilog and UVM methodologies.
  • Strong analytical and debugging skills.
Stackforce AI infers this person is a VLSI and Embedded Systems engineer with strong analytical capabilities.

Contact

LinkedIn

Skills

Other Skills

AMBAAnalytical SkillsC (Programming Language)DebuggingDigital Circuit Modeling with Verilog HDLEmbedded SystemsField-Programmable Gate Arrays (FPGA)LaTeXMatlabMicrosoft ExcelMicrosoft OfficePCB and Circuit designing work on ATmega16Synopsys toolsSystem VerilogTeam Leadership

Experience

Qualcomm

2 roles

Senior Engineer

Promoted

Dec 2022 – Dec 2023 · 1 yr · Bengaluru, Karnataka, India

Engineer

Jun 2020 – Dec 2022 · 2 yrs 6 mos · Bengaluru, Karnataka, India

Education

Indian Institute of Technology (Banaras Hindu University), Varanasi

M.Tech — Electronics Engineering (Digital Techniques and Instrumentation)

Jan 2018 – Jan 2020

National Institute of Technology Raipur

Bachelor of Technology (B.Tech.) — Electronics and Tele Communication Engineering

Jan 2013 – Jan 2017

Salem Girls Higher Secondary School, Raipur

Higher Secondary Certificate Examination — PCM

Jan 2011 – Jan 2013

Salem Girls Higher Secondary School, Raipur

High School Certificate Examination

Jan 2009 – Jan 2011

Stackforce found 100+ more professionals with AMBA & Analytical Skills

Explore similar profiles based on matching skills and experience

SG

Swetha G.

Verification Engineer - IP

at NVIDIA

Bengaluru, India11 yrs 3 mos exp
SystemVerilogUniversal Verification Methodology (UVM)RTL design verilog
SH

Suman Halder 🇮🇳

Senior Design Verification Engineer

at Qualcomm

Bengaluru, India5 yrs exp
C++Functional VerificationLPDDR4LPDDR5RTL Coding
YG

Yash Gupta

Digital Design Engineer

at Texas Instruments

Bengaluru, India5 yrs 1 mo exp
EDAElectromigrationLeadershipVerilog
Jenish Radadiya

Jenish Radadiya

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs 1 mo exp
ASIC VerificationSystem Verilog
Satyam Jain

Satyam Jain

Pre silicon validation Engineer

at Accenture in India

Bengaluru, India5 yrs 3 mos exp
Pre silicon validationVLSI-Emulation
RR

Raghav Rastogi

ASIC Engineer, Design Verification

at Meta

Gurgaon, India0 mo exp
SystemVerilogUniversal Verification Methodology (UVM)
DARSHAN MEHTA

DARSHAN MEHTA

Lead Software Engineer

at Cadence Design Systems

Ahmedabad, India8 yrs 6 mos exp
NVM Express (NVMe)Python (Programming Language)
Anjanesh Rakesh

Anjanesh Rakesh

Associate Engineer

at Qualcomm

Bengaluru, India0 mo exp
C++Object-Oriented Programming (OOP)