Deepak Garg

Director of Engineering

Noida, Uttar Pradesh, India19 yrs 11 mos experience

Highly Stable

Key Highlights

Director of Engineering at Siemens EDA.
Extensive experience in VLSI and RTL design.
Strong background in functional verification and algorithms.

Stackforce AI infers this person is a VLSI and EDA expert with leadership experience in engineering.

Contact

Skills

Other Skills

ASICAlgorithmsCC (Programming Language)Data StructuresDebuggingEDAFormal VerificationFunctional VerificationRTL designSoCStatic Timing AnalysisSystemVerilogTCLVHDL

Experience

Siemens eda (siemens digital industries software)

4 roles

Director of Engineering

Promoted

Jan 2025 – Present · 1 yr 2 mos

Principal Architect

Jan 2024 – Dec 2024 · 11 mos

Architect

Promoted

Jan 2022 – Dec 2023 · 1 yr 11 mos

Principal Engineer

Jan 2019 – Dec 2021 · 2 yrs 11 mos

Mentor graphics

7 roles

Staff Engineer

Promoted

Aug 2016 – Dec 2018 · 2 yrs 4 mos

Lead Member Consulting Staff

Aug 2013 – Jul 2016 · 2 yrs 11 mos

Member consulting Staff

Aug 2010 – Jul 2013 · 2 yrs 11 mos

Lead Member Technical Staff

Jan 2009 – Jul 2010 · 1 yr 6 mos

Sr member Technical Staff

Jul 2006 – Dec 2008 · 2 yrs 5 mos

Member Technical Staff

Jul 2005 – Jun 2006 · 11 mos

Summer Intern

May 2004 – Jun 2004 · 1 mo · Noida Area, India

Education

Indian Institute of Technology (Banaras Hindu University), Varanasi

B-TECH — Electronics

Jan 2001 – Jan 2005

Stackforce found 100+ more professionals with ASIC & Algorithms

Explore similar profiles based on matching skills and experience

Mangalam Narayanan

Technologies for Sustainable Agriculture Researcher

at UGA College of Agricultural and Environmental Sciences

Athens, United States26 yrs 5 mos exp

Saurabh Jain

Staff Software Engineer

at Google

Hyderabad, India15 yrs 9 mos exp

Software DesignDistributed Systems

Brajesh Agrawal

LMCS

at Mentor Graphics

Hyderabad, India19 yrs 7 mos exp

Rahul Jain

FPGA Engineer

at HFT

Gurugram, India15 yrs 3 mos exp

Field-Programmable Gate Arrays (FPGA)Verilog

Chandan Karfa

Associate Professor

at Indian Institute of Technology, Guwahati

Bengaluru, India14 yrs 6 mos exp

FPGA Logic SynthesisHigh-level Synthesis

Himanshu Singh Yadav

BRAIN Research Consultant

at WorldQuant

India2 yrs exp

ASIC DesignFormal Verification

Nitant Singh Chouhan

Staff Engineer/Manager

at Qualcomm

Bengaluru, India12 yrs 6 mos exp

Architecture ValidationEmbedded SystemsFormal VerificationFunctional VerificationVerification Engineering

Mustafa Gencel

Software Engineer

at Microsoft

Istanbul, Türkiye15 yrs 5 mos exp

ASIC DesignData ProcessingSoftware DevelopmentVerification Engineering