G

Girish T P

Software Engineer

Bengaluru, Karnataka, India21 yrs 4 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Principal Engineer with extensive VLSI expertise.
  • Proficient in Static Timing Analysis and Physical Design.
  • Strong leadership skills in engineering teams.
Stackforce AI infers this person is a VLSI Engineering expert with a focus on ASIC design and physical design methodologies.

Contact

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

SoCASICVLSITiming ClosureVerilogEDADRCFormal VerificationRTL designLow-power DesignPrimetimeTCLDFTLogic SynthesisSystemVerilog

Experience

21 yrs 4 mos
Total Experience
7 yrs 1 mo
Average Tenure
9 yrs 3 mos
Current Experience

Qualcomm

Principal Engineer

Jan 2017Present · 9 yrs 3 mos · India · On-site

Static Timing AnalysisSoCASICPhysical DesignVLSITiming Closure+12

Amd

SMTS

Jan 2008Jan 2016 · 8 yrs · Bangalore · On-site

  • Front End CAD

Nxp semiconductors

Senior Design Engineer

Jan 2004Jan 2008 · 4 yrs

Education

Manipal Academy of Higher Education

MS — VLSI-CAD

Jan 2002Jan 2004

BMSIT

Bachelor of Engineering - BE

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience