Vasvi Gupta

Software Engineer

India8 yrs 10 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Experienced in application engineering at Synopsys Inc.
Strong foundation in electronics and communication engineering.
Hands-on experience with LTE-TDD equalization projects.

Stackforce AI infers this person is a skilled engineer in electronics and communication, with a focus on application engineering.

Contact

Skills

Other Skills

CCadence VirtuosoElectronicsVerilogbash scriptingperltickle

Experience

Synopsys inc

4 roles

Application Engineer, Senior I

Promoted

Dec 2021 – Present · 4 yrs 3 mos

Application Engineer, II

Promoted

Dec 2019 – Dec 2021 · 2 yrs

Application Engineer, I

Jun 2018 – Dec 2019 · 1 yr 6 mos

Graduate Engineering Trainee

Oct 2017 – Jun 2018 · 8 mos

Frog cellsat pvt ltd

Intern

Jul 2016 – Dec 2016 · 5 mos · Noida sector 63

OFDM Equalization and Reciever equalization.
Project on LTE-TDD equalization

Education

ABES Engineering College (A.K.T.U)

B. Tech — Electronics and Communication Engineering

ABES Engineering College

Digital Electronics

Jan 2014 – Jan 2017

PINE Academy

ASIC Full Custom

Stackforce found 100+ more professionals with C & Cadence Virtuoso

Explore similar profiles based on matching skills and experience

Akash Arun

Interim Engineering Intern

at Qualcomm

Madgaon, India1 yr exp

Suraj Mahato

Assistant Manager - Tech & Product Recruitment

at Teleport

India9 yrs 3 mos exp

Maruthi Maddala

ASIC Engineer

at Cisco

Bengaluru, India0 mo exp

SystemVerilogUniversal Verification Methodology (UVM)

Mojesh Kumar Mahakur

Intern

at MediaTek

Bengaluru, India0 mo exp

Rohit Thakur

Software Validation Engineer 2

at Cadence Design Systems

Faridabad, India8 yrs 2 mos exp

Linux OSPSSSystem VerilogVerilog

Muneeb Sulthan

Design Engineer

at STMicroelectronics

Delhi, India8 yrs 5 mos exp

Layout DesignMixed-Signal IC Design

sai siddhartha

Verification Lead

at Scaledge Technology

Hyderabad, India11 yrs 9 mos exp

CPU VerificationFunctional VerificationSystemVerilog

Priyanshu Rajoria

Graduate Engineering Trainee

at Reliance Industries Limited

Roorkee, India1 yr 6 mos exp

Analog & Digital Circuit Design