M

Manish Pandey

Software Engineer

Bengaluru, Karnataka, India10 yrs 11 mos experience
Highly Stable

Key Highlights

  • Experienced in ASIC design and digital electronics.
  • Proficient in RTL design and static timing analysis.
  • Strong background in electronic engineering and circuit design.
Stackforce AI infers this person is a skilled ASIC and digital design engineer in the semiconductor industry.

Contact

Skills

Core Skills

AsicRtl DesignDigital Design

Other Skills

Analog Circuit DesignApplication-Specific Integrated Circuits (ASIC)Assembly LanguageCC++CDCCommunicationData StructuresDigital DesignsDigital ElectronicsDigital Signal ProcessingElectronic EngineeringElectronicsFull custom IC design ToolsHSPICE

Experience

Qualcomm

ASIC Design Engineer

Jul 2024Present · 1 yr 8 mos · Bengaluru, Karnataka, India

ASICStatic Timing AnalysisRTL DesignVerilogDigital Designs

Synopsys

2 roles

ASIC Digital Design Engineer

Aug 2015Jun 2024 · 8 yrs 10 mos

ASICDigital DesignRTL CodingVerilogC++

Intern

Feb 2015Jul 2015 · 5 mos

Education

Birla Institute of Technology, Mesra

Bachelor of Engineering (BE) — Electronics and Communication Engineering

Jan 2011Jan 2015

Stackforce found 100+ more professionals with Asic & Rtl Design

Explore similar profiles based on matching skills and experience