A

Aniruddha T.

Product Engineer

Bengaluru, Karnataka, India16 yrs 2 mos experience

Key Highlights

  • Expert in RTL verification and test planning.
  • Experience with custom ASIC design for major tech companies.
  • Strong background in VLSI and low-power design methodologies.
Stackforce AI infers this person is a Semiconductor Verification Engineer with extensive experience in ASIC design and verification.

Contact

LinkedIn

Skills

Core Skills

Rtl VerificationTest Planning

Other Skills

SVCoverage AnalysisUnified Power Format (UPF)Low-power DesignASICComputer ArchitecturePythonDebuggingVLSISoftware DevelopmentSimulationsApplication-Specific Integrated Circuits (ASIC)CVerilogJupyter

About

Design verification of custom silicon

Experience

16 yrs 2 mos
Total Experience
2 yrs 3 mos
Average Tenure
3 mos
Current Experience

Broadcom

Design Verification

Jan 2026 – Present · 3 mos · Bengaluru, Karnataka, India

  • Network switching

Meta

2 roles

Design Verification

Apr 2024 – Jan 2026 · 1 yr 9 mos · Bangalore Urban, Karnataka, India

Design verification

Aug 2020 – Aug 2022 · 2 yrs · Sunnyvale, California, United States

  • Design verification- custom ASICs for data center infrastructure
SVCoverage AnalysisRTL VerificationTest Planning

Google

Design verification

Aug 2022 – Apr 2024 · 1 yr 8 mos · Bengaluru, Karnataka, India

  • Google cloud custom silicon DV.

Broadcom inc.

Design Verification

Jan 2016 – Jul 2020 · 4 yrs 6 mos · San Francisco Bay Area

  • Design verification of next generation Tomahawk and Trident range of switching ICs.
SVCoverage AnalysisRTL VerificationTest Planning

Qualcomm

2 roles

Engineer

Feb 2013 – Jan 2016 · 2 yrs 11 mos · Greater San Diego Area

  • Video encoder, decoder hardware design verification.
SVCoverage AnalysisRTL VerificationTest Planning

Engineering Intern

Jun 2012 – Aug 2012 · 2 mos · Bridgewater, New Jersey

  • Design and verification of bus bridge for magnetic RAMs.
  • AHB knowledge gained.
SV

North carolina state university

Graduate Student

Aug 2011 – Dec 2012 · 1 yr 4 mos · Raleigh-Durham, North Carolina Area

  • Computer Engineering with courses in Computer Architecture, ASIC design, verification.
  • Graduated with a GPA of 3.9/4.0
SV

Bosch global software technologies

Software Engineer

Oct 2009 – Jul 2011 · 1 yr 9 mos · Bengaluru Area, India

  • Experience in software requirement analysis, design, programming and testing, Interfacing of hardware and in circuit debugging.

Education

North Carolina State University

Master’s Degree — Computer Engineering

Jan 2011 – Jan 2012

UCSC Silicon Valley Extension

Deep Learning and Artificial Intelligence with Tensorflow

Jan 2018 – Jan 2018

UCSC Silicon Valley Extension

Introduction to Machine Learning and Data Mining

Jan 2018 – Jan 2018

Visvesvaraya Technological University

Bachelor of Engineering — Electronics and communication

Jan 2005 – Jan 2009

Stackforce found 100+ more professionals with Rtl Verification & Test Planning

Explore similar profiles based on matching skills and experience

YA

Yash Agarwal

Senior Member Of Technical Staff

at AMD

India14 yrs 7 mos exp
SoC DVTechnical LeadershipSystem Architecture
Prokash Ghosh

Prokash Ghosh

Sr. Lead/Mgr.

at AMD

Noida, India24 yrs 5 mos exp
Alexandro Giron

Alexandro Giron

Director of High Bandwidth Memory (HBM) Engineering

at Micron Technology

Zapopan, Mexico25 yrs 6 mos exp
Digital DesignMixed signal Design and VerificationVerification Methodologies
Satheesh Kumar

Satheesh Kumar

Principal DV Engineer

at Microsoft

Bengaluru, India14 yrs 6 mos exp
Design verificationSystem on a Chip (SoC)
Vrihad Agarwal

Vrihad Agarwal

Senior ASIC Engineer

at NVIDIA

Bengaluru, India6 yrs 8 mos exp
Computer ArchitectureLogic Design
Dhanyashree T S

Dhanyashree T S

Staff Engineer

at MediaTek

Bengaluru, India9 yrs 6 mos exp
Universal Verification Methodology (UVM)SystemVerilog
Basheer Ahamed Batcha H

Basheer Ahamed Batcha H

Senior Design Verification Engineer

at Microsoft

Bengaluru, India7 yrs exp
Universal Verification Methodology (UVM)
Simran Panchal

Simran Panchal

Silicon Design Engineer 2

at AMD

Delhi, India1 yr 9 mos exp
Formal VerificationMachine Learning