Raushan kumar

Software Engineer

Bengaluru, Karnataka, India1 yr 5 mos experience

Key Highlights

Expert in RTL synthesis and design optimization
Proficient in Static Timing Analysis with PrimeTime
Strong collaboration with cross-functional teams

Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in RTL synthesis and timing analysis.

Contact

Skills

Core Skills

Logic SynthesisStatic Timing Analysis

Other Skills

APB and AXI3.0 of AMBA familyC (Programming Language)CLPCadence VirtuosoCommunicationDigital DesignsECOEthernet MACFunctional VerificationGvimLECLTSpiceLinuxObject-Oriented Programming (OOP)Python (Programming Language)

Experience

Lancesoft, inc.

Synthesis and STA Engineer

Oct 2024 – Present · 1 yr 5 mos · Bengaluru, Karnataka, India · Hybrid

Logic SynthesisStatic Timing AnalysisLECCLPECORTL Coding+15

Education

Gurukula Kangri Vishwavidyalaya

B.tech — Electronics and Communications Engineering

Aug 2016 – Aug 2020

Stackforce found 100+ more professionals with Logic Synthesis & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Nikhil Khandelwal

Principal Engineer

at Arm

Noida, India15 yrs 6 mos exp

ASICPhysical Design

Himanshu Gupta

Digital Design Engineer

at Intel Corporation

Lucknow, India1 yr 9 mos exp

Digital Circuit DesignVLSI

Pravin Bagul

Senior Staff Engineer

at Synopsys Inc

Pune, India8 yrs 5 mos exp

ASIC DesignRTL DesignCDCLint

Srikanth Puvvada

Senior Architect

at Krutrim

Bengaluru, India25 yrs 2 mos exp

Aneesh Kumar

Senior Implementation Engineer

at Arm

Sheffield, United Kingdom9 yrs 1 mo exp

Nikhil Sharma

Senior Digital Design Engineer

at Texas Instruments

Bengaluru, India8 yrs 7 mos exp

RTL DesignVHDLFPGA

satish kumar agarwal

Director of Engineering

at Siemens EDA (Siemens Digital Industries Software)

Noida, India19 yrs 5 mos exp

Prashanth Kandagatla

Staff FPGA Platform Engineer

at Micron Technology

Hyderabad, India8 yrs 8 mos exp