Praful Ramesh

Senior Software Engineer

Bengaluru, Karnataka, India12 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in RTL design and FPGA systems.
  • Experience in next generation memory technologies.
  • Strong stakeholder and conflict management skills.
Stackforce AI infers this person is a Semiconductor Engineering Specialist with expertise in FPGA and memory technologies.

Contact

LinkedIn

Skills

Core Skills

FpgaVerilog

Other Skills

Conflict ManagementFPGA prototypingField-Programmable Gate Arrays (FPGA)Public SpeakingStakeholder ManagementVHDL

About

Have good understanding of RTL design using verilog and building FPGA based systems. Presently working on next generation memory technologies

Experience

Samsung semiconductor india

3 roles

Senior Staff Engineer

Promoted

Mar 2022 – Present · 4 yrs · Bangalore Urban, Karnataka, India

FPGAVHDLVerilogStakeholder ManagementConflict Management

Staff Engineer

Promoted

Mar 2020 – Feb 2022 · 1 yr 11 mos · Bangalore Urban, Karnataka, India

Associate Staff Engineer

Jun 2018 – Feb 2020 · 1 yr 8 mos · Bangalore Urban, Karnataka, India

Vvdn technologies

Engineer

Feb 2015 – Jun 2018 · 3 yrs 4 mos · Kochi, India

Department of posts, india

Postal Assistant

Jun 2011 – Jun 2012 · 1 yr · Thalassery

Education

Model Engineering College Thrikkakara

Master of Technology (MTech) — VLSI AND EMBEDDED SYSTEMS

Jan 2013 – Jan 2015

College of engineering thalassery

Bachelor of Technology (B.Tech.) — Electronics and communication

Jan 2007 – Jan 2011

Stackforce found 100+ more professionals with Fpga & Verilog

Explore similar profiles based on matching skills and experience

Nishant Nerpagar

Nishant Nerpagar

Team Lead Manager (FPGA Design)

at QUASAR SOFTWARE DEFINED RADIO

Pune, India20 yrs 5 mos exp
FPGAUSB TYPE-C PD IPVHDL
AM

Abhishek Mittal

MTS

at Calypto Design Systems

Noida, India16 yrs 10 mos exp
C++Computer Architecture
Sachin Jain

Sachin Jain

FPGA EMULATION ENGINEER

at Intel Corporation

Bengaluru, India17 yrs 3 mos exp
EmulationValidation
Harshad Kulkarni

Harshad Kulkarni

Lead FPGA Design Engineer

at Baker Hughes

Pune, India9 yrs 6 mos exp
Harshil Suthar

Harshil Suthar

FPGA Intern

at HFT

Ahmedabad, India0 mo exp
FPGAVerification
DM

Dr Kalaiyarasi Mani

Associate Professor

at Bannari Amman Institute of Technology

Coimbatore, India14 yrs 10 mos exp
Sarang Shelke

Sarang Shelke

Design Engineering Group Director

at Cadence Design Systems

Pune, India26 yrs 8 mos exp
ElectronicsEngineering
Vinayak Hiremath

Vinayak Hiremath

IP Logic Design Engineer

at Intel Corporation

Bengaluru, India11 yrs 8 mos exp
RTL DesignSystem Verilog