Praful Ramesh

Senior Software Engineer

Bengaluru, Karnataka, India12 yrs 1 mo experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in RTL design and FPGA systems.
  • Experience in next generation memory technologies.
  • Strong stakeholder and conflict management skills.
Stackforce AI infers this person is a Semiconductor Engineering Specialist with expertise in FPGA and memory technologies.

Contact

LinkedIn

Skills

Core Skills

FpgaVerilog

Other Skills

Conflict ManagementFPGA prototypingField-Programmable Gate Arrays (FPGA)Public SpeakingStakeholder ManagementVHDL

About

Have good understanding of RTL design using verilog and building FPGA based systems. Presently working on next generation memory technologies

Experience

12 yrs 1 mo
Total Experience
4 yrs
Average Tenure
7 yrs 9 mos
Current Experience

Samsung semiconductor india

3 roles

Senior Staff Engineer

Promoted

Mar 2022 – Present · 4 yrs 2 mos · Bangalore Urban, Karnataka, India

FPGAVHDLVerilogStakeholder ManagementConflict Management

Staff Engineer

Promoted

Mar 2020 – Feb 2022 · 1 yr 11 mos · Bangalore Urban, Karnataka, India

Associate Staff Engineer

Jun 2018 – Feb 2020 · 1 yr 8 mos · Bangalore Urban, Karnataka, India

Vvdn technologies

Engineer

Feb 2015 – Jun 2018 · 3 yrs 4 mos · Kochi, India

Department of posts, india

Postal Assistant

Jun 2011 – Jun 2012 · 1 yr · Thalassery

Education

Model Engineering College Thrikkakara

Master of Technology (MTech) — VLSI AND EMBEDDED SYSTEMS

Jan 2013 – Jan 2015

College of engineering thalassery

Bachelor of Technology (B.Tech.) — Electronics and communication

Jan 2007 – Jan 2011

Stackforce found 100+ more professionals with Fpga & Verilog

Explore similar profiles based on matching skills and experience

Bekkam Satheesh

Bekkam Satheesh

Senior Staff Manager

at Marvell Technology

Hyderabad, India13 yrs 3 mos exp
Karan Shah

Karan Shah

Sr. Silicon Design Engineer

at AMD

New Delhi, India5 yrs 7 mos exp
ASIC DesignRTL Design
PG

Prakash Gudala

Sr. Hardware Design engineer

at Intel Corporation

Hyderabad, India12 yrs 6 mos exp
RTL DesignFPGAFunctional Verification
Chethan A S

Chethan A S

Senior Lead Engineer

at Qualcomm

Bengaluru, India9 yrs 6 mos exp
Nishant Nerpagar

Nishant Nerpagar

Team Lead Manager (FPGA Design)

at QUASAR SOFTWARE DEFINED RADIO

Pune, India20 yrs 6 mos exp
FPGAUSB TYPE-C PD IPVHDL
AM

Abhishek Mittal

MTS

at Calypto Design Systems

Noida, India16 yrs 11 mos exp
C++Computer Architecture
Rupesh Moharir

Rupesh Moharir

Director Design Verification

at Intel Corporation

India20 yrs 10 mos exp
SOC VerificationASIC Verification
Sachin Jain

Sachin Jain

FPGA EMULATION ENGINEER

at Intel Corporation

Bengaluru, India17 yrs 5 mos exp
EmulationValidation