Chaitanya Ghodake

Software Engineer

Bengaluru, Karnataka, India0 mo experience

Key Highlights

  • Expert in low-latency FPGA design for trading systems.
  • Hands-on experience with Xilinx UltraScale+ FPGAs.
  • Passionate about real-time market data processing.
Stackforce AI infers this person is a Fintech FPGA Design Engineer specializing in ultra-low-latency trading solutions.

Contact

LinkedIn

Skills

Core Skills

FpgaRtl Design

Other Skills

Field-Programmable Gate Arrays (FPGA)GermanLeadershipPython (Programming Language)Real-time data processingSystemVerilogUniversal Verification Methodology (UVM)Verilog HDLXilinx Vivado

Experience

Celerix technologies

FPGA Design Engineer

Nov 2022 – Present · 3 yrs 4 mos · Bengaluru, Karnataka, India · On-site

  • High-Frequency Trading FPGA Design Engineer specializing in ultra-low-latency solutions.
  • Experienced in RTL design using Xilinx vivado tool for FPGA development.
  • Expertise in hardware acceleration, real-time data processing, and risk management for HFT.
  • Passionate about innovating in the fast-paced world of high-frequency trading. Let's connect and drive finance into the future together!
Xilinx VivadoRTL DesignField-Programmable Gate Arrays (FPGA)SystemVerilogVerilog HDLFPGA

Rfic solutions, inc.

Circuit Design Engineer

Dec 2019 – Dec 2019 · 0 mo · Pune, Maharashtra, India

  • Worked and study on" RF/uW Circuit Design Using Advanced EDA Tool "

Education

Centre for Development of Advanced Computing (C-DAC)

Postgraduate Diploma — VLSI

Mar 2022 – Oct 2022

NBN Sinhgad School OF Engineering PUNE

Bachelor's degree

Jan 2017 – Jan 2021

Savitribai Phule Pune University

Bachelor of Engineering - BE

New arts commers and science college ahmednagar

High School Diploma — science

Jan 2015 – Jan 2017

New English High School & Junior College,supa, Maharashtra, India

SSC

Jan 2010 – Jan 2015

Stackforce found 100+ more professionals with Fpga & Rtl Design

Explore similar profiles based on matching skills and experience

Harshad Kulkarni

Harshad Kulkarni

Lead FPGA Design Engineer

at Baker Hughes

Pune, India9 yrs 6 mos exp
Ravi Shankar Singh

Ravi Shankar Singh

Lead Engineer

at HCLTech

Bengaluru, India9 yrs 6 mos exp
Anuj Srivastava

Anuj Srivastava

Senior Design Manager

at Google

Bengaluru, India14 yrs 3 mos exp
Abhinay S.

Abhinay S.

Technical Lead

at HCLTech

Noida, India10 yrs 6 mos exp
VHDLFPGAVerilog
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India4 mos exp
ASICFunctional Verification
Sunil Kumar Vijay Kumar

Sunil Kumar Vijay Kumar

ASIC Integration Lead

at Ericsson

Malmo, Sweden20 yrs 5 mos exp
ASIC RTL DesignFPGA Prototyping
Madhur Sarin

Madhur Sarin

SMTS Silicon Design Engineer

at AMD

Delhi, India13 yrs 5 mos exp
satish kumar agarwal

satish kumar agarwal

Director of Engineering

at Siemens EDA (Siemens Digital Industries Software)

Noida, India19 yrs 5 mos exp