Balakrishna Chaitanya

Software Engineer

Bengaluru, Karnataka, India6 yrs 8 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in RTL Design and Digital Design.
  • Proficient in Verilog and SystemVerilog.
  • Strong background in Python and Perl automation.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in RTL and digital design.

Contact

Skills

Core Skills

Rtl DesignDigital Design

Other Skills

VerilogPythonPerlSystemVerilogCCadence VirtuosoTCLRTL CodingPerl Automation

Experience

Amd

Sr Silicon Design Engineer

Sep 2022Present · 3 yrs 6 mos · Bengaluru, Karnataka, India

VerilogDigital designPythonPerlRTL DesignSystemVerilog+5

Cadence design systems

2 roles

Design Engineer II

Jun 2021Aug 2022 · 1 yr 2 mos

  • DDR Memory Controller

Design Engineer I

Jun 2019Jun 2021 · 2 yrs

Electronics corporation of india limited (ecil), department of atomic energy, government of india.

Intern

May 2017Jun 2017 · 1 mo · Hyderabad, Telangana, India

Education

Birla Institute of Technology and Science, Pilani

Master of Technology - MTech — Microelectronics

Vellore Institute of Technology

Bachelor of Technology - BTech — Electronics and Communications Engineering

Jan 2015Jan 2022

Narayana Junior College

MPC

Jan 2013Jan 2015

Vignan Global Gen School

Jan 2009Jan 2013

Stackforce found 100+ more professionals with Rtl Design & Digital Design

Explore similar profiles based on matching skills and experience