Dhiraj Yenduri

Software Engineer

Krishna, Andhra Pradesh, India5 yrs 5 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in RTL Design and FPGA development.
  • Strong leadership skills demonstrated in senior engineering roles.
  • Proficient in multiple programming languages and design tools.
Stackforce AI infers this person is a skilled RTL Design Engineer with expertise in FPGA and embedded systems.

Contact

LinkedIn

Skills

Core Skills

Rtl DesignFpga

Other Skills

PCIeCXLVHDLXilinx VivadoEngineeringField-Programmable Gate Arrays (FPGA)Machine LearningData StructuresMatlabMicrosoft PowerPointC++PSpiceHTMLMicrosoft OfficeVerilog

Experience

Logic fruit technologies

2 roles

Sr. Lead Engineer

Jun 2024 – Present · 1 yr 9 mos

PCIeRTL DesignFPGA

Module Lead

Oct 2020 – Jun 2024 · 3 yrs 8 mos

PCIeCXLRTL DesignFPGA

Ramson techlabs

Student Intern

Dec 2018 – Dec 2018 · 0 mo

  • Worked on Embedded Systems

Nit warangal

Student Intern

Jun 2018 – Jul 2018 · 1 mo

  • Worked on Bio - Inspired Algorithms and Artificial Neural Networks

Education

National Institute of Technology, Andhra Pradesh

Bachelor of Technology - BTech

Jan 2016 – Jan 2020

Sri Chaitanya College of Education

INTERMEDIATE

Jan 2014 – Jan 2016

NALANDA VIDYA NIKETAN

SSC

Jan 2002 – Jan 2014

Stackforce found 100+ more professionals with Rtl Design & Fpga

Explore similar profiles based on matching skills and experience

Harshad Kulkarni

Harshad Kulkarni

Lead FPGA Design Engineer

at Baker Hughes

Pune, India9 yrs 6 mos exp
Ravi Shankar Singh

Ravi Shankar Singh

Lead Engineer

at HCLTech

Bengaluru, India9 yrs 6 mos exp
Anuj Srivastava

Anuj Srivastava

Senior Design Manager

at Google

Bengaluru, India14 yrs 3 mos exp
Abhinay S.

Abhinay S.

Technical Lead

at HCLTech

Noida, India10 yrs 6 mos exp
VHDLFPGAVerilog
SS

Sunil Sampannavar

ASIC Engineer

at Quest Global

Bengaluru, India4 mos exp
ASICFunctional Verification
Sunil Kumar Vijay Kumar

Sunil Kumar Vijay Kumar

ASIC Integration Lead

at Ericsson

Malmo, Sweden20 yrs 5 mos exp
ASIC RTL DesignFPGA Prototyping
Madhur Sarin

Madhur Sarin

SMTS Silicon Design Engineer

at AMD

Delhi, India13 yrs 5 mos exp
satish kumar agarwal

satish kumar agarwal

Director of Engineering

at Siemens EDA (Siemens Digital Industries Software)

Noida, India19 yrs 5 mos exp