Aakansha Waghmare

CTO

Bengaluru, Karnataka, India15 yrs 3 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

14 years of experience in Physical Design.
Expertise in technology nodes from 130nm to 3nm.
Senior Technical Staff at MediaTek.

Stackforce AI infers this person is a VLSI Design Engineer with extensive experience in semiconductor technology.

Contact

Skills

Core Skills

Physical DesignVery-large-scale Integration (vlsi)

Other Skills

SignoffCVerilogSystem on a Chip (SoC)Application-Specific Integrated Circuits (ASIC)PerlVHDLDebuggingEmbedded SystemsStatic Timing AnalysisFunctional VerificationLow-power DesignTiming ClosureTCLPhysical Synthesis

About

14 years of Experience in Physical Design ( Netlist to GDSII ) worked in technology nodes from 130nm to 3nm

Experience

15 yrs 3 mos

Total Experience

3 yrs 9 mos

Average Tenure

5 yrs 10 mos

Current Experience

Mediatek

Senior Technical Staff

Jun 2020 – Present · 5 yrs 10 mos

SignoffPhysical DesignVery-Large-Scale Integration (VLSI)

Sevitech systems pvt. ltd.

Tech Lead Engineer

Jul 2017 – May 2020 · 2 yrs 10 mos · Bengaluru Area, India

SignoffPhysical DesignVery-Large-Scale Integration (VLSI)

Einfochips

Senior Design Engineer

Jan 2013 – Jul 2017 · 4 yrs 6 mos · Bengaluru Area, India

6 years of Experience in Physical Design

SignoffPhysical DesignVery-Large-Scale Integration (VLSI)

Sasken communication technologies limited

Design Engineer

Dec 2010 – Jan 2013 · 2 yrs 1 mo · Bangalore , India

SignoffPhysical DesignVery-Large-Scale Integration (VLSI)

Education

SD Bansal college of Technology (SDBCT)

Engineer’s Degree

Jan 2007 – Jan 2010

St. Raphael's

Senior Secondary Certificate — Science

Stackforce found 100+ more professionals with Physical Design & Very-large-scale Integration (vlsi)

Explore similar profiles based on matching skills and experience

Pankaj Verma

Design Verification Lead

at Accenture

Bengaluru, India25 yrs 2 mos exp

Functional Verification

Lavanya V

Accumulated Expertise

at Career-Wide Experience

India0 mo exp

Janak Patel

Design Verification Engineer

at Amazon Web Services (AWS)

Milpitas, United States15 yrs 4 mos exp

Functional VerificationSoC

Pritender Singh

Principal Design Engineer

at TSMC

Kanata, Canada17 yrs 4 mos exp

ASICEmbedded SystemsVLSI

Vrinda Garg

Formal verification engineer

at NVIDIA

New Delhi, India4 yrs 2 mos exp

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp

VerilogFloorplanningField-Programmable Gate Arrays (FPGA)

Shivam Singh

Staff Engineer

at MediaTek

Bengaluru, India5 yrs 7 mos exp

Vishesh Kumar

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 10 mos exp