Smriti Sharma

Software Engineer

Dalhousie, Himachal Pradesh, India1 yr 7 mos experience

Key Highlights

  • Experienced in Digital IC Design and Static Timing Analysis.
  • Strong foundation in Electronics and Communication Engineering.
  • Proficient in multiple design and simulation tools.
Stackforce AI infers this person is a Digital IC Design Engineer with expertise in Electronics and Communication.

Contact

LinkedIn

Skills

Core Skills

Digital Ic DesignStatic Timing Analysis

Other Skills

Rtl to GDSPhysical DesignXilinx VivadoSynopsys Design CompilerSystemVerilogComputer ArchitectureUnixEXTI interruptsNVICAMBA protocolsVerilogXceliumShell ScriptingPython (Programming Language)Embedded Systems

Experience

1 yr 7 mos
Total Experience
1 yr 7 mos
Average Tenure
1 yr 7 mos
Current Experience

Mediatek

Synthesis and STA Engineer

Sep 2024 – Present · 1 yr 7 mos

Rtl to GDSPhysical DesignDigital IC DesignStatic Timing Analysis

Stmicroelectronics

Project Trainee

Jul 2023 – Jul 2024 · 1 yr · Greater Noida · On-site

Education

Dr B R Ambedkar National Institute of Technology, Jalandhar

Master of Technology - MTech — Electronics and communication

Aug 2022 – Aug 2024

Himachal Pradesh Technical University (HPTU)

Bachelor of Technology - BTech — Electronics and communication

Jan 2018 – Jan 2022

Kendriya Vidyalaya (KV)

High school

Dec 2016 – Dec 2018

Kendriya Vidyalaya (KV)

Intermediate

Aug 2015 – Aug 2016

Stackforce found 100+ more professionals with Digital Ic Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Abhishek Agrawal

Abhishek Agrawal

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 4 mos exp
Sanyam Saumay

Sanyam Saumay

Senior Silicon Design Engineer

at AMD

Hyderabad, India4 yrs 4 mos exp
Ashish Bachute

Ashish Bachute

System Design Engineer 2

at AMD

Hyderabad, India1 yr 10 mos exp
Systems DesignApplication-Specific Integrated Circuits (ASIC)
Abhinav Singh

Abhinav Singh

SoC Verification Engineer

at AMD

Delhi, India2 yrs 7 mos exp
Universal Verification Methodology (UVM)SystemVerilog
Mounika Neerasa

Mounika Neerasa

CPU Physical Design Intern

at Intel Corporation

Warangal, India6 mos exp
Neha Bajaj

Neha Bajaj

Power Management IP Architecture Lead

at Google

San Diego, United States19 yrs exp
Shruti Srivastava

Shruti Srivastava

Graduate Technical Intern

at Intel Corporation

Noida, India0 mo exp
RTL Design
Anurag Biswal

Anurag Biswal

Research And Development Engineer-1

at Synopsys Inc

Bhubaneswar, India2 yrs 11 mos exp
Fusion CompilerVLSI