K

kalyan kakarla

Software Engineer

Bengaluru, Karnataka, India7 yrs 10 mos experience
Highly Stable

Key Highlights

  • Expert in Hardware Verification and Digital Design.
  • Proficient in System Verilog and Universal Verification Methodology.
  • Experienced Staff Engineer with a strong background in ASIC verification.
Stackforce AI infers this person is a Hardware Verification Engineer with expertise in ASIC design and verification methodologies.

Contact

LinkedIn

Skills

Core Skills

Hardware VerificationTest DevelopmentSvIosf2axi

Other Skills

NANDInfraregTest planningSystem VerificationUCieDmaSPIGPIOUniversal Verification Methodology (UVM)SystemVerilogDigital Circuit DesignVery-Large-Scale Integration (VLSI)Digital ElectronicsObject-Oriented Programming (OOP)C

About

Projects handled Digital design Verilog System verilog(SV) Universal verification Methodology (UVM) Python scripting AMBA APB, AXI IOSF ONFI-PHY OTP efuse UCIE

Experience

7 yrs 10 mos
Total Experience
1 yr 7 mos
Average Tenure
2 mos
Current Experience

Mediatek

Staff Engineer

Mar 2026 – Present · 2 mos · Greater Bengaluru Area · On-site

Acl digital

Senior Verification Engineer

Feb 2022 – Present · 4 yrs 3 mos · Bengaluru, Karnataka, India

Hardware VerificationTest Development

Smartsoc solutions pvt ltd

Senior Verification Engineer

Jan 2021 – Jan 2022 · 1 yr · Bengaluru, Karnataka, India

Hardware VerificationNAND

Coqube semiconductor

Design Verification Engineer

Apr 2020 – Dec 2020 · 8 mos · Bengaluru, Karnataka, India

InfraregSV

Sasic technologies private limited

Asic verification engineer

Apr 2018 – Mar 2020 · 1 yr 11 mos · Bengaluru, Karnataka, India

Iosf2axi

Education

Sri Venkateswara College of Engineering and Technology

Bachelor of Technology — Electronics and communication

Jan 2014 – Jan 2018

Stackforce found 100+ more professionals with Hardware Verification & Test Development

Explore similar profiles based on matching skills and experience

Ravindra Reddy peram

Ravindra Reddy peram

Sr Design Verification Engineer

at AMD

India10 yrs 2 mos exp
Functional Verification
MM

Manojkumar Reddy M.

Senior Silicon Verification Engineer

at Graphcore

Bengaluru, India3 yrs 9 mos exp
SystemVerilogVerificationIP VerificationTest Planning
NK

Neel kamal

Senior Lead (SOC Team)

at Qualcomm

West Godavari, India7 yrs 8 mos exp
Digital IC DesignSystem on a Chip (SoC)
Lekshmi Sadanandan

Lekshmi Sadanandan

Lead Design Verification Engineer

at NXP Semiconductors

Karnataka, India5 yrs 10 mos exp
Formal VerificationSystemVerilog
Ashirwad Kumar Akash

Ashirwad Kumar Akash

Senior Engineer

at MediaTek

Bhagalpur, India4 yrs 6 mos exp
Functional VerificationSystemVerilogUniversal Verification Methodology (UVM)
Abijith Prakash

Abijith Prakash

IP Verification Engineer

at Krutrim

Bengaluru, India9 yrs 10 mos exp
AMBAARM ArchitecturePCIePythonSVA
Payal Joshi

Payal Joshi

MTS Verification Engineer

at AMD

Bengaluru, India9 yrs 9 mos exp
Jyoti Tapariya

Jyoti Tapariya

Senior Staff Engineer

at Qualcomm

Cambridge, United Kingdom8 yrs 10 mos exp