Manojkumar Reddy M.

Software Engineer

Bengaluru, Karnataka, India3 yrs 9 mos experience

Highly Stable

Key Highlights

3.5 years of experience in IP verification.
Contributed to 8 projects in DisplayPort IP verification.
Expertise in regression debugging and coverage closure.

Stackforce AI infers this person is a Semiconductor Verification Engineer with strong skills in IP verification and test planning.

Contact

Skills

Core Skills

SystemverilogVerificationIp VerificationTest Planning

Other Skills

Systemverilog assertionsCode CoverageVerification planDigital Circuit DesignAnalytical SkillsAnalytical ReasoningCritical ThinkingLogical ApproachFeedback Control SystemsControl Systems DesignPython (Programming Language)Physical DesignStatic Timing AnalysisDFTAnalog Circuits

About

With 3.5 years of experience with Mediatek, As a part of DisplayPort IP Verification team, I have contributed to deliver efficient bug-free designs of DPTx & eDPTx IPs for almost 8 projects. My expertise spans testcase development, regression debugging, coverage closure, and IP quality checks like unknown propagation, dynamic CDC, register verification, and assertion development. I have also worked on IP verification at whole chip level simulations.

Experience

3 yrs 9 mos

Total Experience

3 yrs 5 mos

Average Tenure

4 mos

Current Experience

Graphcore

Senior Silicon Verification Engineer

Jan 2026 – Present · 4 mos · Bengaluru, Karnataka, India · Hybrid

SystemVerilogSystemverilog assertionsVerification

Mediatek

2 roles

Senior Design Verification Engineer

Jul 2022 – Dec 2025 · 3 yrs 5 mos

Working On Verification Of:
DisplayPort
Embedded DisplayPort (eDP)
DP Tunneling through USB4

Code CoverageTest PlanningIP Verification

Design Verification Intern

Jan 2022 – Jun 2022 · 5 mos

Trained in SV & UVM.
Worked on DisplayPort IP Verification: Learnt DisplayPort (DP1.4) protocol, Worked on Regression failures Debugging, Coverage closure.

Code CoverageTest PlanningIP Verification

Education

National Institute of Technology, Tiruchirappalli

Master of Technology - MTech — VLSI systems

Jan 2020 – Jan 2022

Mohan Babu University (MBU)

Bachelor of Technology — Electronics and communication engineering

Jan 2015 – Jan 2019

National Institute of Technology, Tiruchirappalli

Master of Technology - MTech — VLSI Systems

Jul 2020 – May 2022

Stackforce found 100+ more professionals with Systemverilog & Verification

Explore similar profiles based on matching skills and experience

Srikanth Kotra

Senior Manager in AMD India Pvt Ltd

at AMD

Hyderabad, India20 yrs 7 mos exp

SOC verificationPre-silicon verification

Ullattil Shiju

Department Manager, WCT DV2 Team

at MediaTek

Bengaluru, India23 yrs 3 mos exp

Functional VerificationSoC

Abbas Soni

Principal Software Engineer

at Cadence Design Systems

Ahmedabad, India12 yrs 9 mos exp

Anupama N G

Staff Design Verification Engineer

at MediaTek

Bengaluru, India7 yrs 7 mos exp

System on a Chip (SoC)UVMARM ArchitectureUniversal Verification Methodology (UVM)Functional Verification

Ashish Agrawal

Senior Lead Engineer

at Qualcomm

Bengaluru, India9 yrs 10 mos exp

Functional Verification

Noshna Yamini Durga Bankina

Formal Verification Engineer

at Digicomm Semiconductor

Bengaluru, India1 yr 10 mos exp

Formal FundamentalsSystem verilog

Snehal Bhamare

ASIC Design Verification Engineer

at Google

Mumbai, India6 yrs 7 mos exp

ASIC Design VerificationCPU Verification

Vishal Bhartiya

Lead Design Verification Engineer

at STMicroelectronics

Bengaluru, India6 yrs 9 mos exp

Design VerificationEmbedded SystemsSpeech Enhancement