Vaibhav Mehta

Software Engineer

Bengaluru, Karnataka, India7 yrs 9 mos experience
Highly Stable

Key Highlights

  • Expert in Automatic Test Pattern Generation and DFT methodologies.
  • Strong foundation in VLSI design and digital electronics.
  • Proficient in multiple programming languages and automation tools.
Stackforce AI infers this person is a VLSI and DFT specialist with strong programming and automation skills.

Contact

LinkedIn

Skills

Core Skills

Automatic Test Pattern Generation (atpg)Scan Streaming Network (ssn)

Other Skills

VerilogPerl AutomationField-Programmable Gate Arrays (FPGA)ProgrammingDigital ElectronicsMicrocontrollersC++CMatlabVHDLMicrosoft PowerPointMicrosoft WordLinuxCSSHTML

Experience

7 yrs 9 mos
Total Experience
7 yrs 9 mos
Average Tenure
7 yrs 9 mos
Current Experience

Mediatek

2 roles

Senior DFT Engineer

Jul 2019 – Present · 6 yrs 10 mos

Automatic Test Pattern Generation (ATPG)Scan streaming network (SSN)

Internship Trainee

Jul 2018 – Jun 2019 · 11 mos

Automatic Test Pattern Generation (ATPG)Scan streaming network (SSN)

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI

Jan 2017 – Jan 2019

Global Institute of Technology,Jaipur

Bachelor of Technology (B.Tech.) — Electronics and Communication Engineering

Jan 2012 – Jan 2016

Stackforce found 100+ more professionals with Automatic Test Pattern Generation (atpg) & Scan Streaming Network (ssn)

Explore similar profiles based on matching skills and experience

Anshul Gupta

Anshul Gupta

DFT Engineer

at MediaTek

Bengaluru, India0 mo exp
DFTDigital IC DesignTelecommunications
Tulasi A

Tulasi A

Senior DFT Engineer

at Synopsys Inc

Bengaluru, India6 yrs 6 mos exp
DFTASIC
Khushali Dudhagara

Khushali Dudhagara

Staff DFT engineer

at MediaTek

Bengaluru, India10 yrs 6 mos exp
Vishwa Patel

Vishwa Patel

DFT Engineer

at MediaTek

Bengaluru, India5 yrs 3 mos exp
DFTUniversal Verification Methodology (UVM)
Ram Bahakar

Ram Bahakar

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 10 mos exp
DFTStatic Timing Analysis
Sujay Jain

Sujay Jain

Senior DFT Engineer

at MediaTek

Bengaluru, India3 yrs 8 mos exp
DFTApplication-Specific Integrated Circuits (ASIC)
RUCHIKA PARATE

RUCHIKA PARATE

Sr. DFt Engineer

at eInfochips (An Arrow Company)

Bengaluru, India6 yrs 5 mos exp
SimulationSpyglass DFT for RTL
LAKSHAY MADAAN

LAKSHAY MADAAN

Engineer

at Qualcomm

Uttarakhand, India7 yrs 1 mo exp
ElectronicsField-Programmable Gate Arrays (FPGA)