Ram Bahakar

Software Engineer

Bengaluru, Karnataka, India2 yrs 9 mos experience
Highly Stable

Key Highlights

  • Expert in DFT and Static Timing Analysis.
  • Strong foundation in VLSI System Design.
  • Hands-on experience with JTAG and ATPG methodologies.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in DFT methodologies.

Contact

LinkedIn

Skills

Core Skills

DftStatic Timing Analysis

Other Skills

Joint Test Action Group (JTAG)VerilogAutomatic Test Pattern Generation (ATPG)Problem Solving

Experience

2 yrs 9 mos
Total Experience
2 yrs 9 mos
Average Tenure
2 yrs 9 mos
Current Experience

Mediatek

2 roles

Senior Engineer

Jul 2023 – Present · 2 yrs 9 mos

DFTStatic Timing AnalysisJoint Test Action Group (JTAG)VerilogAutomatic Test Pattern Generation (ATPG)

Intern

Jul 2022 – Jul 2023 · 1 yr

Education

National Institute of Technology Warangal

Master's degree — VLSI System Design(ECE)

Sep 2021 – Jul 2023

Government College of Engineering, Amravati.

Bachelor's degree — Electronics and Telecommunication Engineering

Aug 2016 – Aug 2020

Bharat Vidyalaya Akola

School

Stackforce found 100+ more professionals with Dft & Static Timing Analysis

Explore similar profiles based on matching skills and experience

MURALI KILARI

MURALI KILARI

Design Engineering Manager

at AMD

India18 yrs exp
Functional VerificationSystemVerilog
Nivethitha A

Nivethitha A

Senior Engineer

at Synopsys Inc

Bengaluru, India5 yrs exp
VerilogFloorplanningField-Programmable Gate Arrays (FPGA)
Srikanth Puvvada

Srikanth Puvvada

Senior Architect

at Krutrim

Bengaluru, India25 yrs 2 mos exp
Santosh Thomas

Santosh Thomas

Senior Director, Engineering

at Qualcomm

Bengaluru, India26 yrs 8 mos exp
ASICVLSI
AS

Amit Sharma

Sr Director, Program Management

at Qualcomm

Bengaluru, India25 yrs 7 mos exp
SK

Srinivasu Korada

Digital IC Engineer

at Analog Devices

India3 yrs 3 mos exp
Boundary ScanDFT methodologies
RAJISHA E.R

RAJISHA E.R

DFT Engineer

at Intel Corporation

Bengaluru, India15 yrs exp
Automatic Test EquipmentDebuggingSimulationsLogic BISTBoundary Scan
Mohd Adil Khan

Mohd Adil Khan

Principal Engineer (SOC Architect)

at Synopsys Inc

Noida, India17 yrs 3 mos exp
Ram Bahakar - Software Engineer | Stackforce