Sai Krishna Kakani

Software Engineer

Ponnur, Andhra Pradesh, India4 yrs 9 mos experience
Highly Stable

Key Highlights

  • Experienced in CPU validation and VLSI design.
  • Proficient in IP design verification and performance modelling.
  • Strong background in semiconductor industry projects.
Stackforce AI infers this person is a Semiconductor Validation Engineer with expertise in VLSI design and IP verification.

Contact

LinkedIn

Skills

Core Skills

Cpu ValidationDigital Vlsi DesignIp Design VerificationPerformance Modelling

Other Skills

Verilog HDLVirtual prototypingEstimation of SoC architectureEnglishC (Programming Language)ElectronicsEngineeringHardware Description Language

Experience

4 yrs 9 mos
Total Experience
4 yrs
Average Tenure
9 mos
Current Experience

Intel corporation

CPU validation Engineer

Jul 2025 – Present · 9 mos · Karnataka, India · Hybrid

CPU validationDigital VLSI designVerilog HDL

Samsung semiconductor

3 roles

Associate staff engineer

Mar 2024 – Jul 2025 · 1 yr 4 mos

Senior Engineer

Jul 2021 – Mar 2024 · 2 yrs 8 mos

  • Currently working in IP design verification team responsible for bug finding and assuring quality of IP functionality as per spec.
  • Worked in virtual prototyping and performance modelling & estimation of an SoC architecture for early software development
IP design verificationVirtual prototypingPerformance modellingEstimation of SoC architecture

Student Intern

Sep 2020 – May 2021 · 8 mos · Bengaluru, Karnataka, India

  • IP development and DRC checking for an SoC.

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI Design

Jan 2019 – Jan 2021

Bapatla Engineering College

Bachelor of Technology — Electrical and Electronics Engineering

Jan 2013 – Jan 2017

Stackforce found 9 more professionals with Cpu Validation & Digital Vlsi Design

Explore similar profiles based on matching skills and experience

HV

Hrushikesh Vaidya

Sr engg manager

at Intel Corporation

Bengaluru, India24 yrs 11 mos exp
Design EngineeringVery-Large-Scale Integration (VLSI)
Rajan Vishwakarma

Rajan Vishwakarma

Senior Engineer

at MediaTek

Gorakhpur, India1 yr 9 mos exp
RTL Design
Hirak Biswas

Hirak Biswas

Senior Embedded Software Engineer

at NVIDIA

Bengaluru, India7 yrs 9 mos exp
Embedded Systems DevelopmentReal-Time Operating Systems (RTOS)Embedded C
Bonda Krishna Sanjay

Bonda Krishna Sanjay

Senior Lead Engineer, STA

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Static Timing AnalysisPhysical DesignEmbedded Systems
Vaibhav Srivastava

Vaibhav Srivastava

Senior ASIC Engineer

at NVIDIA

India3 yrs 8 mos exp
Surabhi Misra

Surabhi Misra

Mentor

at topmate.io

San Jose, United States2 yrs 8 mos exp
ASIC DesignRTL DesignChip DesignCircuit EvaluationContent Management
Inyanjali Patel

Inyanjali Patel

Hardware Engineer

at IBM

New Delhi, India1 yr 10 mos exp
Hardware InfrastructureHardware ArchitectureDigital Electronics
Tapish Meshram

Tapish Meshram

Formal Verification Engineer

at Intel Corporation

Nagpur, India6 yrs 3 mos exp
Digital DesignEmbedded SystemsFormal VerificationVLSI