Deepa K

Software Engineer

Bengaluru, Karnataka, India8 yrs 10 mos experience

Highly Stable

Key Highlights

Experienced in Physical Design at Intel Corporation
Specializes in Low Power and VCLP methodologies
Internship experience in a leading technology company

Stackforce AI infers this person is a Physical Design Engineer with expertise in semiconductor design and low power methodologies.

Contact

Skills

Core Skills

Physical DesignLow Power

Other Skills

VCLPLow-power DesignLogic SynthesisCTSPNRSTA

Experience

8 yrs 10 mos

Total Experience

8 yrs 10 mos

Average Tenure

8 yrs 10 mos

Current Experience

Intel corporation

2 roles

Physical Design Engineer

Apr 2018 – Present · 8 yrs 1 mo

Physical DesignVCLPLow Power

Intern

Jul 2017 – Apr 2018 · 9 mos

Education

Vellore Institute of Technology

Jan 2016 – Jan 2018

Stackforce found 100+ more professionals with Physical Design & Low Power

Explore similar profiles based on matching skills and experience

SHWETHA RS

System-on-Chip Design Engineer

at Intel Corporation

Bengaluru, India6 yrs 11 mos exp

Logic SynthesisStatic Timing Analysis

Rakesh Madala

Silicon Physical Design Manager

at Google

Bengaluru, India13 yrs 5 mos exp

Saurabh Gupta

Sta engineer

at Qualcomm

India17 yrs 5 mos exp

Santosh Tripathy

Senior Director, AI Silicon Engineering

at Microsoft

Bengaluru, India23 yrs 5 mos exp

Dipesh V.

Design Verification Engineer

at Qualcomm

Bengaluru, India4 yrs 9 mos exp

Wireless TechnologiesIEEE 802.11SystemVerilogUniversal Verification Methodology (UVM)

Bhagyashree R

PDN Engineer/EMIR

at Mediatek

India7 yrs 8 mos exp

EMIR

Pradeep Mishra

Engineering Director

at Intel Corporation

Bengaluru, India30 yrs exp

VLSIMixed Signal

Vishal Tripathi

Principal Software Engineer

at Cadence Design Systems

India12 yrs 7 mos exp