Anusha Mandalam

Software Engineer

Bangalore, Karnataka, India8 yrs 2 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • 7+ years of experience in Physical Design Engineering.
  • Expertise in Physical Synthesis and chip top synthesis.
  • Strong background in Static Timing Analysis and Low-power Design.
Stackforce AI infers this person is a Physical Design Engineer with expertise in ASIC design and synthesis.

Contact

LinkedIn

Skills

Core Skills

Physical DesignSynthesis

Other Skills

chip top synthesisPhysical SynthesisVclpPre STActs sanityCLPsdc qualityLECCaliberFloorplanningPlacementClock Tree SynthesisStatic Timing AnalysisBlock level PnR implementationLow-power Design

About

An enthusiastic individual working as Physical Design Engineer since 7+ years

Experience

8 yrs 2 mos
Total Experience
2 yrs 8 mos
Average Tenure
3 yrs 9 mos
Current Experience

Mediatek

2 roles

Staff Engineer

Promoted

Jun 2025 – Present · 11 mos · Bengaluru, Karnataka, India

Senior Engineer

Aug 2022 – Jun 2025 · 2 yrs 10 mos · Bengaluru, Karnataka, India

chip top synthesisPhysical SynthesisPhysical DesignSynthesis

Tech mahindra

Design Engineer

Apr 2021 – Aug 2022 · 1 yr 4 mos · Hyderabad, Telangana, India

Physical SynthesisVclpPhysical Design

Altran

Junior Engineer

Mar 2018 – Apr 2021 · 3 yrs 1 mo · Bengaluru, Karnataka, India

Rv-vlsi vlsi and embedded systems design center

Physical Design Trainee

Jul 2017 – Jan 2018 · 6 mos · Bengaluru, Karnataka, India

Education

JNTUA College of Engineering, Kalikiri

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Oct 2013 – Jun 2017

Stackforce found 100+ more professionals with Physical Design & Synthesis

Explore similar profiles based on matching skills and experience

MD

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 10 mos exp
Atul Mukkawar

Atul Mukkawar

Lead Engineer

at Qualcomm

India9 yrs 8 mos exp
Very-Large-Scale Integration (VLSI)Application-Specific Integrated Circuits (ASIC)
Utsasarit Dutta

Utsasarit Dutta

Synthesis and STA Engineer

at MediaTek

Bengaluru, India2 yrs 10 mos exp
Static Timing Analysis
Varun Aggarwal

Varun Aggarwal

Senior Engineering Manager

at NVIDIA

Bengaluru, India16 yrs 2 mos exp
SoCVLSI
Swapnil Vats

Swapnil Vats

Senior Staff Engineer/Manager

at Qualcomm

Noida, India14 yrs 7 mos exp
pradeep chandra k

pradeep chandra k

Technical Lead

at HCL Technologies

Hyderabad, India7 yrs 1 mo exp
Physical Design
Rakesh Madala

Rakesh Madala

Silicon Physical Design Manager

at Google

Bengaluru, India13 yrs 5 mos exp
Ravi Ratan Jha

Ravi Ratan Jha

SoC Design Engineer

at Intel Corporation

Bengaluru, India2 yrs 11 mos exp
Digital CMOS IC DesignStatic Timing Analysis