Bhupender Kumar

Software Engineer

Bengaluru, Karnataka, India15 yrs 6 mos experience
Highly Stable

Key Highlights

  • Expert in physical design from Netlist to GDSII.
  • Proficient in STA and PV checks.
  • Principal Engineer with extensive industry experience.
Stackforce AI infers this person is a Physical Design Engineer with expertise in ASIC development.

Contact

LinkedIn

Skills

Core Skills

Physical DesignPlace & Route

Other Skills

Floor planningPnRSTA & xtalk AnalysisPV ChecksSTAPVIRTCLperl

About

Extensive experience of physical design implementation from Netlist to GDSII (Synthesis, Floorplan, Powerplan, Place, CTS, Route, STA, CLP, PDN, PV & FV).

Experience

15 yrs 6 mos
Total Experience
4 yrs 8 mos
Average Tenure
1 yr 5 mos
Current Experience

Arm

Principal Engineer

Dec 2024 – Present · 1 yr 5 mos · Bengaluru, Karnataka, India · On-site

  • CPU Physical Design Engineer
Floor planningPnRSTA & xtalk AnalysisPV ChecksPlace & RoutePhysical Design

Intel corporation

Senior Design Engineer

Sep 2018 – Dec 2024 · 6 yrs 3 mos · Bangalore

Qualcomm india pvt ltd

Lead, Sr PD Engineer

Jul 2013 – Sep 2018 · 5 yrs 2 mos · Bangalore

Tata elxsi

Physical Design Engineer

Nov 2010 – Jul 2013 · 2 yrs 8 mos

Education

Rajasthan Technical University

Bachelor of Technology (B.Tech.)

Jan 2006 – Jan 2010

Stackforce found 100+ more professionals with Physical Design & Place & Route

Explore similar profiles based on matching skills and experience

Shobha Rani

Shobha Rani

Principal Member of Technical Staff

at AMD

Bengaluru, India23 yrs 1 mo exp
Gnanender Reddy

Gnanender Reddy

Synthesis and STA Engineer

at MediaTek

Bengaluru, India9 yrs exp
SynthesisSTA
Aswin Aravind

Aswin Aravind

Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp
Shivam Mahajan

Shivam Mahajan

STA Engineer

at Intel Corporation

Latur, India4 yrs 8 mos exp
STATiming Closure
Rajiv Mittal

Rajiv Mittal

CTO and Head of Engineering

at LeadSoc Technologies Pvt Ltd

Bengaluru, India25 yrs 3 mos exp
Indushekhar Benjwal

Indushekhar Benjwal

Director of Engineering

at Intel Corporation

Bengaluru, India27 yrs 2 mos exp
ManagementPDK DevelopmentPhysical ImplementationDesign PortingBackend Design Methodologies
SS

Supriya Shitole

Lead Application Engineer

at Cadence

Bengaluru, India8 yrs 6 mos exp
Physical DesignTiming ClosureRTL to GDSII flowPhysical Verification
Shubham Aggarwal

Shubham Aggarwal

Staff Engineer

at Marvell Technology

Rajasthan, India3 yrs 10 mos exp