Manish Trivedi

Operations Associate

Bengaluru, Karnataka, India19 yrs 8 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in SRAM and ASIC design.
Over 10 years of experience in semiconductor industry.
Leadership role managing engineering teams.

Stackforce AI infers this person is a semiconductor design expert with extensive experience in SRAM and ASIC technologies.

Contact

Skills

Core Skills

SramAsic

Other Skills

ICFunctional VerificationRTL designMicroelectronicsStatic Timing AnalysisCircuit DesignCMOSSoCVLSIMixed SignalEDAPhysical DesignIntegrated Circuit DesignVerilogSemiconductors

About

RAM/ROM Design Specialties: Static RAM Design

Experience

19 yrs 8 mos

Total Experience

4 yrs 11 mos

Average Tenure

10 yrs 5 mos

Current Experience

Mediatek

2 roles

Department Manager

Promoted

Oct 2017 – Present · 8 yrs 6 mos

SRAMICFunctional VerificationRTL designMicroelectronicsStatic Timing Analysis+12

Senior Staff Engineer

Nov 2015 – Oct 2017 · 1 yr 11 mos

Arm

Staff Design Engineer

Apr 2014 – Nov 2015 · 1 yr 7 mos · Bangalore

Lsi corporation

Sr. Circuit Design Engineer

Aug 2010 – Apr 2014 · 3 yrs 8 mos · Bangalore

Static Memory Design

St microelectronics

Technical Leader

Jan 2006 – Jan 2010 · 4 yrs

Education

Kurukshetra University

M.Sc. — Electronics

Jan 2003 – Jan 2005

Stackforce found 100+ more professionals with Sram & Asic

Explore similar profiles based on matching skills and experience

Sanjay Bagali

Technical Manager

at MediaTek

Bengaluru, India15 yrs 7 mos exp

Low power design

Nihal Jain

Engineering Manager

at Intel Corporation

Bengaluru, India9 yrs 3 mos exp

Analog Circuit DesignVLSI

Saif Mohammed

Principal Engineer, All Cores Post Silicon Projections and Correlations

at Intel Corporation

Bengaluru, India20 yrs 4 mos exp

Anuj Grover

Head, Centre for Intelligent Product Development (CiPD)

at Indraprastha Institute of Information Technology, Delhi

South Delhi, India25 yrs 10 mos exp

Memory DesignProject Management

NADEEM IQBAL

Circuit Design Engineer

at Broadcom

Bengaluru, India12 yrs 10 mos exp

ElectronicsMemory Design

Silva Khachatryan

A&MS R&D Layout Manager

at Synopsys Inc

Yerevan, Armenia15 yrs 2 mos exp

VLSIPhysical VerificationAnalog Circuit Design

Sahil Sharma

Principal Engineer ASIC Digital Design

at Synopsys Inc

Noida, India16 yrs 8 mos exp

EmulationMemory designPCIeStatic Timing AnalysisUSB

Anurag Singh

Senior Design Engineer

at Arm

Budapest, Hungary6 yrs 9 mos exp

MMU DesignLow Power DesignIP DesignMicroarchitecture Design