Vinod Kumar B

Software Engineer

Bengaluru, Karnataka, India7 yrs 11 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Physical Design and Static Timing Analysis.
  • Strong background in ASIC and FPGA based design.
  • Passionate about learning new technologies in VLSI.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in Physical Design and Timing Analysis.

Contact

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

Digital electronicsASIC designFPGA designRTL DesignCMicrosoft PowerPointVHDLRoutingVerilogMicrosoft OfficeCadence VirtuosoSynopsys toolsLayout DesignDesign Rule Checking (DRC)Floorplanning

About

M.Tech with majors in Microelectronics and VLSI Design at National Institute of Technology, Calicut. My passion towards technology pushes me forward to learn new technologies. I am deeply interested in Physical Design, Static Timing Analysis (STA), Digital electronics, ASIC and FPGA based design and RTL Design.

Experience

7 yrs 11 mos
Total Experience
3 yrs 11 mos
Average Tenure
6 yrs 1 mo
Current Experience

Mediatek

3 roles

Staff Engineer

Jun 2023Present · 2 yrs 10 mos

Physical DesignStatic Timing AnalysisDigital electronicsASIC designFPGA designRTL Design

Senior Engineer

Promoted

Mar 2020Jun 2023 · 3 yrs 3 mos

Synthesis and STA Engineer

Oct 2018Mar 2020 · 1 yr 5 mos

National institute of technology calicut

Graduate Teaching Assistant

Jul 2016May 2018 · 1 yr 10 mos · Calicut Area, India

Education

National Institute of Technology Calicut

M.Tech - Master of Technology — Microelectronics and VLSI Design

RRS College of Engineering Technology

B.Tech - Bachelor of Technology — Electronics and Communications Engineering

Jawahar Navodaya Vidyalaya - JNV

+2

Jawahar Navodaya Vidyalaya - JNV

10th Class

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience