Pradeep Kumar

Software Engineer

Noida, Uttar Pradesh, India7 yrs 8 mos experience

Highly Stable

Key Highlights

Expert in Physical Design for advanced technology nodes.
Experience with low power technology from 3nm to 7nm.
Proficient in TCL and Unix scripting.

Stackforce AI infers this person is a VLSI design expert specializing in low power technology.

Contact

Skills

Core Skills

Physical Design EngineerPnr

Other Skills

chip designDigital ElectronicsVery-Large-Scale Integration (VLSI)

About

Senior Physical design engineer Expertise in PNR, worked on 3nm,4nm,5nm,7nm low Power Technology node. Decent Knowledge of Scripting in TCL and Unix

Experience

7 yrs 8 mos

Total Experience

5 yrs 8 mos

Average Tenure

2 yrs

Current Experience

Qualcomm

Senior Physical Design Engineer

Apr 2024 – Present · 2 yrs · Noida, Uttar Pradesh, India · On-site

Physical Design engineerchip designDigital ElectronicsVery-Large-Scale Integration (VLSI)PNR

Synapse design inc.

5 roles

Senior Physical Design Engineer

May 2023 – Apr 2024 · 11 mos

Physical Design engineerchip designDigital ElectronicsVery-Large-Scale Integration (VLSI)PNR

Senior Physical Design Engineer

Jul 2022 – May 2023 · 10 mos

Physical Design engineerchip designDigital ElectronicsVery-Large-Scale Integration (VLSI)PNR

Senior Physical Design Engineer

Promoted

Apr 2021 – Jun 2022 · 1 yr 2 mos

Physical Design engineerchip designDigital ElectronicsVery-Large-Scale Integration (VLSI)PNR

Project Engineer

Dec 2018 – Mar 2021 · 2 yrs 3 mos

Trainee Engineer

May 2018 – Nov 2018 · 6 mos

Education

MIT Muzaffarpur

Bachelor of Technology - BTech — Electronics and Communication

Jan 2013 – Jan 2017

Stackforce found 61 more professionals with Physical Design Engineer & Pnr

Explore similar profiles based on matching skills and experience

Rahul Kumar Singh

Staff Engineer

at MediaTek

Bengaluru, India10 yrs 8 mos exp

Swapnil Vats

Senior Staff Engineer/Manager

at Qualcomm

Noida, India14 yrs 6 mos exp

B. Divyasreevarma

Physical designing

at Sumedha Institute of Technology

Tirupati Urban, India9 mos exp

CMOSDigital Electronics

Arpitha Madhu

Bengaluru, India8 yrs 3 mos exp

Physical DesignStatic Timing Analysis

Rajendraprasad Nagula

Physical Design Engineer

at AMD

Hyderabad, India0 mo exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)

Reshma s

Senior Physical Design Engineer

at MediaTek

Bengaluru, India4 yrs 5 mos exp

Physical DesignCadence Encounter

Avilash Mohanty

Senior Physical Design Engineer

at NVIDIA

Delhi, India8 yrs 9 mos exp

Vadlamudi Sai Krishna

SoC Design Engineer

at Intel Corporation

Bengaluru, India8 yrs 3 mos exp

Physical DesignApplication-Specific Integrated Circuits (ASIC)