Rahul Kumar Singh

Software Engineer

Bengaluru, Karnataka, India10 yrs 8 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Physical Design Engineering across multiple technology nodes.
  • Experience with major industry players like AMD and INTEL.
  • Strong background in physical verification and static timing analysis.
Stackforce AI infers this person is a Physical Design Engineer with expertise in semiconductor technology.

Contact

LinkedIn

Skills

Other Skills

Physical Design EngineerPhysical VerificationSTAScripting

About

Full time Physical Design Engineer,well acquainted with flows (AMD, INTEL) and different technology nodes (7nm in AMD,10nm and 22nm in INTEL)

Experience

10 yrs 8 mos
Total Experience
3 yrs 6 mos
Average Tenure
4 yrs 4 mos
Current Experience

Mediatek

Staff Engineer

Dec 2021 – Present · 4 yrs 4 mos · Bengaluru, Karnataka, India

Sevitech systems pvt. ltd.

Senior Physical Design Engineer

Aug 2019 – Dec 2021 · 2 yrs 4 mos · Bengaluru, Karnataka, India

Synapse design inc.

Project Engineer

Aug 2015 – Aug 2019 · 4 yrs · Bangalore

Education

Dr. B.C. Roy Engineering College

Bachelor's degree — Electrical Engineering Technologies/Technicians

Jan 2011 – Jan 2015

Stackforce found 100+ more professionals with Physical Design Engineer & Physical Verification

Explore similar profiles based on matching skills and experience

Keertiprasad Kulkarni

Keertiprasad Kulkarni

Senior Technical Manager

at MediaTek

Bengaluru, India16 yrs 10 mos exp
Physical DesignStatic Timing AnalysisFloorplanningTiming ClosureLogical Synthesis
Neetu Batra

Neetu Batra

SOC Design Manager

at Intel Corporation

Noida, India26 yrs 8 mos exp
System on a Chip (SoC)
Bhanuprakash G V

Bhanuprakash G V

Silicon Engineer

at Meta

Austin, United States22 yrs 2 mos exp
Static Timing AnalysisPhysical DesignSOC DesignTiming ClosureTiming Analysis
RV

raghu venegalla

Senior Lead Engineer

at Qualcomm

Karnataka, India14 yrs 9 mos exp
Physical DesignStatic Timing Analysis
Naveen Silveri

Naveen Silveri

Staff Engineer

at MediaTek

Bengaluru, India14 yrs 4 mos exp
ASIC Design FlowPhysical Design
UD

Uday Dasari

Sr. Engineering Manager

at Google

Santa Clara, United States18 yrs exp
Low Power SystemsPhysical DesignSystem on a Chip (SoC)
Laxmi Pathi

Laxmi Pathi

SoC Design Engineer(PnR)

at Intel Corporation

Bengaluru, India17 yrs 4 mos exp
Physical DesignSoC Design
Apoorv Gurjar

Apoorv Gurjar

Research Analyst Intern

at Ecosystem Ventures

India1 yr exp