Poornima H R

Software Engineer

Bengaluru, Karnataka, India3 yrs 9 mos experience
Highly Stable

Key Highlights

  • Senior Engineer with expertise in ASIC design.
  • Proficient in Automatic Test Pattern Generation.
  • Strong foundation in Electrical Engineering principles.
Stackforce AI infers this person is a VLSI design engineer with a focus on ASIC development.

Contact

LinkedIn

Skills

Core Skills

Automatic Test Pattern Generation (atpg)Bist

Other Skills

Electrical EngineeringApplication-Specific Integrated Circuits (ASIC)Shell ScriptingDFTVerilogPerlTCLDebuggingIntel Quartus PrimeCPython (Programming Language)ModelsimCadence VirtuosoStatic Timing Analysis

Experience

3 yrs 9 mos
Total Experience
3 yrs 9 mos
Average Tenure
3 yrs 9 mos
Current Experience

Mediatek

2 roles

Senior Engineer

Jul 2022 – Present · 3 yrs 9 mos

Automatic Test Pattern Generation (ATPG)BIST

Intern

Sep 2021 – Jun 2022 · 9 mos

Automatic Test Pattern Generation (ATPG)BIST

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI

Jan 2020 – Jan 2022

Mar Baselios College of Engineering and Technology (Autonomous) | Thiruvananthapuram | Kerala

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Jan 2014 – Jan 2018

Christ Nagar School

ICSE

Jan 2000 – Jan 2014

Stackforce found 58 more professionals with Automatic Test Pattern Generation (atpg) & Bist

Explore similar profiles based on matching skills and experience

Khushali Dudhagara

Khushali Dudhagara

Staff DFT engineer

at MediaTek

Bengaluru, India10 yrs 5 mos exp
Arjun Singh

Arjun Singh

Senior Lead Engineer

at Qualcomm

Delhi, India9 yrs 7 mos exp
DFTScan InsertionATPG
sumit raj

sumit raj

Hardware Engineering Manager

at NVIDIA

Bengaluru, India14 yrs 10 mos exp
ATPGDFTLBISTPattern generationScan Insertion
Ram Bahakar

Ram Bahakar

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 9 mos exp
DFTStatic Timing Analysis
Sujay Jain

Sujay Jain

Senior DFT Engineer

at MediaTek

Bengaluru, India3 yrs 7 mos exp
DFTApplication-Specific Integrated Circuits (ASIC)
LAKSHAY MADAAN

LAKSHAY MADAAN

Engineer

at Qualcomm

Uttarakhand, India7 yrs exp
ElectronicsField-Programmable Gate Arrays (FPGA)
SK

Srinivasu Korada

Digital IC Engineer

at Analog Devices

India3 yrs 3 mos exp
Boundary ScanDFT methodologies
Sagar Kataria

Sagar Kataria

DFT Engineer

at Google

Bengaluru, India14 yrs 10 mos exp
DFTDFXVerification